期刊文献+

使用取指策略控制同时多线程处理器中个体线程的性能 被引量:3

Using Instruction Fetch Policy to Control Performance of a Thread in SMT Processors
下载PDF
导出
摘要 当前,对同时多线程(Si multaneous Multithreading,SMT)处理器取指策略的研究大都集中在总体性能的优化上.文中提出一种新颖的SMT处理器取指策略(Controlling Performance of Individual Thread,CPIT),用于控制个体线程的执行.结果表明,对于模拟的所有负载,CPIT在94%以上的情况下都能保证受控线程获得期望性能.而对于失败的情况,受控线程的平均性能偏差不超过1.25%.此外,CPIT策略对处理器总体性能的影响并不大.与ICOUNT这种以优化性能为目标的取指策略相比,总体性能的平均降低不超过3%,而除受控线程外的其他线程的性能平均只降低了1.75%. Currently, fetch policies in Simultaneous Multithreading (SMT) processors almost fo cus on overall performance optimization, and provide no control over how individual threads are executed. A novel fetch policy called CPIT (Controlling Performance of Individual Thread) is proposed to control the execution of a particular thread in SMT processors. Results show that for more than 94% of all cases measured, CPIT can control the execution and consequently achieve the desired performance for a given thread. For the failing cases, the average variance is within 1.25%. Furthermore, CPIT does not sacrifice overall performance of SMT processors severely. Compared to fetch policies orienting towards performance maximization such as ICOUNT, the average degradation of overall performance is not more than 3 % and the degradation of threads other than the given thread in performance is only 1.75%.
出处 《计算机学报》 EI CSCD 北大核心 2008年第2期309-317,共9页 Chinese Journal of Computers
基金 国家自然科学基金(60376018) 国家"八六三"高技术研究发展计划重大项目基金(2005AA110020)资助
关键词 同时多线程 取指策略 性能 资源分配 期望性能 Simultaneous multithreading instruction fetch policy performance resource alloca tion desired performance
  • 相关文献

参考文献13

  • 1Tullsen D, Eggers S, Levy H. Simultaneous multithreading: Maximizing on-chip parallelism//Proceedings of the Annual International Symposium on Computer Architecture, Santa Margherita Ligure. Italy, 1995:392-403
  • 2Tullsen D, Eggers Set al. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor//Proceedings of the Annual International Symposium on Computer Architecture. PA, USA, 1996:191-202
  • 3Eggers S J, Emer J et al. Simultaneous multithreading: A platform for next-generation processors. IEEE Micro, 1997, 17(5) : 12-19
  • 4Tullsen D, Brown J. Handling long-latency loads in a simultaneous multithreaded processor//Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture. Texas, USA, 2001:318-327
  • 5El-Moursy A, Albonesi D. Front-end policies for improved issue efficiency in SMT processors//Proceedings of the International Conference on High Performance Compute Architecture. California, USA, 2003: 31-42
  • 6Anantaraman A, Seth K et al. Virtual simple architecture (visa): Exceeding the complexity limit in safe real-time systems//Proceedings of the Annual International Symposium on Computer Architecture. California, USA, 2003:350-361
  • 7Snavely A, Tullsen D, Voelker G. Symbiotic Jobscheduling with priorities for a simultaneous multithreading processor// Proceedings of the International Conference on Measurement and Modeling of Computer Systems. California, USA, 2002: 66-76
  • 8Cazorla F, Knijnenburg Pet al. Predictable performance in SMT processors//Proceedings of the ACM International Conference on Computing Frontiers. Ischia, Italy, 2004z 171-182
  • 9Cazorla F, Knijnenburg Pet al. QoS for high-performance SMT processors in embedded systems. IEEE Micro, Special Issue on Embedded Systems, 2004, 24(4) : 24-31
  • 10Cazorla F, Knijnenburg Pet al. Architectural support for real-time task scheduling in SMT processors//Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems. California, USA, 2005: 166-176

同被引文献26

引证文献3

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部