期刊文献+

基于VIM的嵌入式存储控制器的研究与实现

Research and Implementation of Embedded Memory Controller Based on VIM
下载PDF
导出
摘要 Vector in Memory(VIM)体系结构在Processing in Memory(PIM)的基础上加入向量部件,为解决存储性能瓶颈提供可行方案,深入探讨基于VIM的嵌入式存储控制器,阐述VIM-1嵌入式存储控制器的模块结构,及对DRAM存储模块的初始化、刷新和读写访问过程,最后给出VIM-1嵌入式存储控制器的功能模拟及FPGA综合结果。 The Vector in Memory(VIM) architecture which integrated vector in the Processing in Memory(PIM) is an efficient path to solve the I/O bottleneck problem. This paper researches the embedded memory controller based on VIM. Firstly, the paper expatiates on the module frame of embedded memory controller of VIM-1. Then elaborates the processes of initial-ization, refresh, and accesses to the DRAM. Finally, simulates and verifies the functionality of the memory controller, and finishes synthesizing it into an Altera Stratix FPGA chip.
出处 《现代电子技术》 2008年第4期49-52,62,共5页 Modern Electronics Technique
基金 教育部《长江学者和创新团队发展计划-创新团队》(IRT0438)
关键词 VIM 存储控制器 状态转换 DRAM VIM memory controller state transition DRAM
  • 相关文献

参考文献10

  • 1Hennessy J, Patterson D. Computer Architecture: A Quantitative Approach [M]. Third Edition. San Francisco, CA.. Morgan Kaufmann, 2002.
  • 2Richard Cameron Murphy. Design Parameters for Distributed PIM Memory Systems[D]. Degree of Masters of Science in Computer Science,University of Notre Dame, 2000.
  • 3Christoforos J Kozyrakis. Scalable Vector Media - processors for Embedded Systems[D]. Ph. D. , University of California at Berkeley, 2002.
  • 4Raghavendra C S, Boppana R. On Methods for Fast and Efficient Parallel Memory Access. Proc. Int'l Conf. Parallel Processing, 1990,1 (76).
  • 5Jong Won Park. Multiaccess Memory System for Attached SIMD Computer [J]. IEEE Transactions on Computers, 2004,53(4):439 - 452.
  • 6李恩有,刘志勇.一种高效并行存储方案——LR-XOR[J].中国科学(E辑),1998,28(2):168-174. 被引量:2
  • 7刘伟,刘洋,焦淑红.DSP片外高速海量SDRAM存储系统设计[J].单片机与嵌入式系统应用,2006,6(1):30-32. 被引量:3
  • 8Kun Bin Lee, Tzu Chieh Lin, Chein Wei Jen. An Efficient Quality - aware Memory Controller for Multimedia Platform SoC[J]. IEEE Transactions on Circuits and Systems for Video Technology, 2005,15 (5) : 620 - 633.
  • 9Altera Corporation. DDR SDRAM Controller MegaCore Function [EB/OL]. http://www. altera. com. cn, 2006.
  • 10Lattice Semiconductor Corporation. Solving High - speed Memory Interface Challenges With Low - Cost FPGAs [EB/OL]. http://os. zju. edu. cn/, 2005 - 03.

二级参考文献3

  • 1[2]Texas Instruments Inc.TMS320C6000 Peripherals Reference Guide.2001-03
  • 2刘志勇,J Prarllel Distrib Comput,1995年,25卷,162页
  • 3刘志勇,Proc of the Sixth International Parallel Processing Symposium,1992年,550页

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部