期刊文献+

H.264并行编码算法的研究 被引量:9

Research of Parallel Coding Algorithm in H.264
下载PDF
导出
摘要 以X264编码器作为研究对象,在指令集并行的基础上对其进行线程级并行优化,在Intel双核处理器平台上,针对非实时编码应用得到近2倍的加速比,针对实时编码应用得到1.5倍的加速比。 Taking X264 coder as researching object, the thread-level parallel optimization is realized based on instruetion level parallelism. On Intel dual-core platform, the speedup is almost 2 in non-real-time coding applications, and 1.5 in real-time coding applications.
出处 《电视技术》 北大核心 2008年第2期33-35,共3页 Video Engineering
关键词 H.264 指令级并行 线程级并行 多核 H.264 instruction level parallelism thread level parallelism muhi-core
  • 相关文献

参考文献6

  • 1AMDAHL G M.Validity of the single-processor approach to achieving large scale computing capabilities [C]//Proc.AFIPS Conference.Atlantic City:AFIPS Press,1967:483-485.
  • 2HENNESSY L J.PATTERSON A D.Computer Architecture :A Quantitative Approach [M].4th ed.Beijing:China Machine Press.2007.
  • 3Intel.Architrcture Optimization Reference Manual [EB/OL].[2007-07-17].http://www.intel.com/design/pentiuntii/manuals/245127.htm.
  • 4Intel.64 and IA-32 Architectures Software Developer's Manuals[EB/OL].[2007-07-17].http://www.intel.com/products/processor/manuals/.
  • 5AKHTER S.ROBERTS J.Multi-Core Programming[EB/OL].[2007-07-17].http://www.intel.com/cn/intelpress/programming.htm.
  • 6OpenMP Specification Version2.5[EB/OL].[2007-07-17].http://www.openmp.org/drupal/mp-documents/spec25.pdf.

同被引文献59

引证文献9

二级引证文献27

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部