1[1]BURGER Doug,GOODMAN James. Memory bandwidth limitations of future microprocessors[C]. 23rd ACM International Symposium on Computer Architecture. 1996,5.
2[2]AGARWAL Vikas ct al. Clock rate versus IPC: the end of the road for conventional microarchitectures[C]. 27th ACM international symposium on computer architecture.2000,6.
3[3]PATTERSON David. A case for intelligent RAM: IRAM[C]. IEEE Micro,1997,4.
4[4]HENNESSY John, PATTERSON David.Computer Architecture: A quantitative approach[M]. 2nd Edition, Morgan Kaufmann Publisher, San Francisco, 1997
5[5]CARTER John, et al. Building a smarter memory controller [C]. 5th IEEE International Symposium on High Performance Computer Architecture. 1999,2.
6[6]OSKIN Mark, et al. Exploiting ILPin pagebased intelligent memory[C]. 32nd ACM International Symposium on Microarchitectures. 1999,11.
7[7]IA-64 Whitepapers and Tutorials[EB/OL].http://developer. intel. com/design/ia-64.
