2HSIEH D B,TSAI T C,HUANG S F,et al.Characteriza-tion of high-k/metal gate using picosecond ultrasonics[J].Mi-croelectronic Engineerig,2011,88(5):583-588.
3HSIEH Y H,HSU H K,TSAI T C,et al.Process develop-ment of high-k metal gate aluminum CMP at 28 nm technologynode[EB/OL].(2011-04-13)[2011-9-25].http://www.citeulike.org/article/9372039.
7JOSSE E, SKOTNICKI T. Polysilicon gate with depletion-or-metallic gate with buried channel: what evil worse? [C] // International Electron Devices Meeting-- IEDM '99 Technology Digest, December 5-8, 1999. Washington, DC: IEEE, 1999: 661-664.
8GHANI T, ARMSTRONG M, AUTH C, et al. A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors [C] // International Electron Devices Meeting--lEDM '03 Technological Digest, December 5-8, 2003. Washington, DC: IEEE, 2003: 978-980.
9HSIEH D B, TSAI T C, HUANG S F, et al. Characterization of high-K/metal gate using picosecond ultrasonics [J]. Microelectronic Engineering, 2011, 88 (5): 583-588.
