期刊文献+

一种基于变长数据块相关性统计的测试数据压缩和解压方法 被引量:12

A New Test Data Compression and Decompression Technique Based on Statistic Relativity of Variable Length Data Block
下载PDF
导出
摘要 为了解决系统芯片(SoC)测试过程中自动测试设备(ATE)在存储空间以及带宽等方面所面临的问题,本文提出了一种新的基于变长数据块相关性统计的测试数据压缩和解压方法.以测试向量为单位,先用算法确定一个具有最好相关性的数据块作为该向量的参考数据块,再利用它与该向量中数据块的相关性进行压缩.且每个向量的参考数据块长度相互独立.其解压结构只需要一个有限状态机(FSM)、一个5位暂存器和一个与参考数据块等长的循环扫描移位寄存器(CSR)即可,硬件开销小,对ISCAS-89标准电路Mintest集的压缩结果表明,本文提出方案较同类编码方法有更高的压缩效率. We present a new test data compression and decompression method based on statistic relativity of variable length data block,to resolve the storage and bandwidth problems faced by the automatic test equipment (ATE) in system-on-a-chip (SOC) during test.For each test vector,determine a data block with best relativity to be the referenced data block of it,then compress the vector by the relativity between its data blocks and the referenced data block.Besides,the length of referenced data blocks is independent from each other.Its decompression architecture requires only a finite state machine (FSM),a five-bit storing device temporarily and a cyclical scan register (CSR) whose length is the same as the referenced data block, so the hardware cost in proposed scheme is small. Experimental results for ISCAS-89 benchmarks show that our new technique can provide a higher compression radios than other compression algorithms.
出处 《电子学报》 EI CAS CSCD 北大核心 2008年第2期298-302,共5页 Acta Electronica Sinica
基金 国家自然科学基金重大研究计划基金(No.90407008) 国家自然科学基金重点项目(No.60633060) 安徽省自然科学基金(No.050420103)
关键词 数据块相关性 统计 参考数据块 数据压缩 relativity of data block statistic referenced data block data compression
  • 相关文献

参考文献11

  • 1梁华国,聚贝勒.海伦布昂特,汉斯-耶西姆.冯特利希.一种基于折叠计数器重新播种的确定自测试方案[J].计算机研究与发展,2001,38(8):931-938. 被引量:44
  • 2梁华国,蒋翠云.使用双重种子压缩的混合模式自测试[J].计算机研究与发展,2004,41(1):214-220. 被引量:38
  • 3A Chandraand, K Chakrabarty. Test resource partitioning for system-on-a-chip based on test data compression and on-chip decompression[J]. IEEE Design and Test of Computers,2001, 18(5):80-91.
  • 4梁华国,蒋翠云.基于交替与连续长度码的有效测试数据压缩和解压[J].计算机学报,2004,27(4):548-554. 被引量:69
  • 5韩银和,李晓维,徐勇军,李华伟.应用Variable-Tail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350. 被引量:26
  • 6A Chandra, K Chakrabarty.Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes[J] .IEEE Transactions on Computers,2003,52(8) : 1076 - 1088.
  • 7Xiaoyu Ruan, Rajendra Katti. An efficient data-independ technique for compressing test vectors in Systems-on-a-Chip[ A]. IEEE Proceedings of the 2006 Emerging VLSI Technologies and Architectures, ISVLSI2006 [ C ]. Washington, DC: Computer Society,2006.153 - 158.
  • 8A Cahandra, K Chakrabarty. System-on-a-Chip Test-data compression and decompression architectures based on Golomb Codes[ J ]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2001,20(3) :355- 368.
  • 9A Jas,J G Dastidar, N A Touba. Scan vector compression/decompression using statistical coding [A]. Proceeding of 17th VLSI Test Symposium[C] .Dana Point, California, 1999. 114- 121.
  • 10A Jas,J G. Dastidar, N A Touba.An efficient test vector compression scheme using selective huffman coding [ J ]. Transactions on Computer-Aided Design of Integrated Circuits and Systems,2003,22(6) :797 - 806.

二级参考文献43

  • 1[1]M Abramovici, M Breuer, A Friedman. Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990
  • 2[2]K-T Chen, C-J Lin. Timing driven test point insertion for full-scan and partial-scan BIST. The IEEE Int'l Test Conf, Washington, D C, 1995
  • 3[3]Y Savaria, M Yousef, B Kaminska .et al.. Automatic test point insertion for pseudo-random testing. The Int'l Symp on Circuits and Systems, 1991. http://ieeexplore.ieee.org/Xplore/DynWel.jsp
  • 4[4]M J Y Williams, J B Angell. Enhancing testability of large-scale integrated circuits via test points and additional logic. IEEE Trans on Computers, 1973, C-22(1): 46~60
  • 5[5]K Chakrabarty, B T Murray, V Iyengar. Built-in test pattern generation for high-performance circuits using twisted-ring counters. The 17th IEEE VLSI Test Symp, Dana Point, CA, 1999
  • 6[6]K Chakrabarty, S Swaminathan. Built-in self testing of high-performance circuits using twisted-ring counters. The 2000 IEEE Int'l Symp on Circuits and Systems, 2000. http://ieeexplore.ieee.org/Xplore/DynWel.jsp
  • 7[7]C Dufaza, G Cambon. LFSR based deterministic and pseudo-random test pattern generator structures. European Test Conference, Munich, 1991
  • 8[8]S Hellebrand, J Rajski, S Tarnick .et al.. Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers. IEEE Trans on Computers, 1995, 44(2): 223~233
  • 9[9]S Hellebrand, B Reeb, S Tarnick .et al.. Pattern generation for a deterministic BIST scheme. IEEE/ACM Int'l Conf on CAD-95, San Jose, CA, 1995
  • 10[10]S Hellebrand, H-J Wunderlich, A Hertwig. Mixed-mode BIST using embedded processors. Journal of Electronic Testing Theory and Applications (JETTA), 1998, 12(1/2): 127~138

共引文献119

同被引文献137

引证文献12

二级引证文献43

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部