期刊文献+

一种基于微基准程序和理想上限的处理器性能分析方法

A Microprocessor Performance Analysis Approach Based on Microbench and Ideal Bound
下载PDF
导出
摘要 随着现代高性能通用处理器结构的不断发展,处理器的性能分析已经变得越来越困难.基于大工作负载和单纯依靠模拟器的性能分析方法复杂度高,且难以直观地反映微体系结构特征.本文针对超标量处理器的特点,提出一种新的处理器性能分析方法,具体包括:设计一个微基准程序集Godson-Microbench,并提出相应的理想性能上限计算公式.这种方法扩充了过去基于约束的性能分析方法,可以更加完整地评估流水线性能并有效地发现性能瓶颈.本文使用这种方法分析比较了龙芯2号处理器和Alpha21264处理器,并依此改进了龙芯2号的结构,使得微基准程序的平均性能提高了13.8%,SPEC程序集的IPC提高了28.8%.本文提出的性能分析方法在龙芯2号的结构优化工作中发挥了重要作用. The performance analysis process of microprocessor has become more and more difficult with the rapid development of modem processor architecture. The traditional performance analysis approach based on macro benchmarks and simulator is complex and time-consuming. Moreover, it can not analyze the micro-architectural characteristics systematically. In this paper, a novel performance analysis approach based on micro-benchmark (Godson-Microbench) and ideal-bound computation formulas is proposed.This approach extends the bounds based performance analysis approach.Compared with the traditional approach,this ap- proach can be used to analyze the pipeline efficiency and identify the performance bottleneck. With this approach, the micro-archi- tecture of the Godson-2 processor and Alpha21264 processor are analyzed and compared. On the basis of this work, we improve the architecture of Godson-2,resulting a 13.8% increase in performance of the micro-benchmarks and 28.8% increase in IPC of the SPEC CPU2000. This performance analysis approach is a complement of the cycle-accurate simulation and plays an important role in the architectural optimization process of Godson-2.
作者 马可 章隆兵
出处 《电子学报》 EI CAS CSCD 北大核心 2008年第2期350-357,共8页 Acta Electronica Sinica
基金 国家杰出青年基金(No.60325205) 国家自然科学基金(No.60673146) 国家863高技术发展计划基金(No.2006AA010201) 国家973重点基础研究计划基金(No.2005CB321600) 中科院计算所知识创新课题(No.20066012) 北京市自然科学基金(No.4072024)
关键词 性能分析 微基准程序 理想上限 龙芯2号处理器 Alpha21264处理器 performance analysis micro-benchmark ideal boand Godson-2 processor Alpha21264 processor
  • 相关文献

参考文献20

  • 1P Bose,T M Conte. Performance analysis and its impact on design[J].IEEE Computer, 1998,31(5) :41 - 49.
  • 2R Singhal, K S Venkatraman, E R Cohn. Performance analysis and validation of the Intel Pentium 4 processor on 90nm technology[ J ]. Intel Technology Journal, 2004,8 ( 1 ) : 1 - 17.
  • 3The Standard Performance Evaluation Corporation. SPEC CPU 2000[ S/OL]. http://www. spec. org/cpu2000/, 2005-11-01/ 2006-08-18.
  • 4R Uhlig, D Nagle, T Mudge, S Sechrest, J Emer. Instruction fetching:coping with code bloat[ A ]. Proceedings of the 22nd Annual International Symposium on Computer Architecture [C] .Santa Margherita Ligure, Italy: ACM Press, 1995.23(2) : 345 - 356.
  • 5J P Singh, W Weber, A Gupta. Splash: Stanford parallel applications for shared memory [ J ]. ACM Computer Architecture News,March 1992,20(1) :5 - 44.
  • 6F H McMahon. The Livermore Fortran Kernels: a computer test of the numerical performance range[R]. California: Lawrence Livermore National Laboratory, 1986. UCRL-53745.
  • 7H J Curnow, B A Wichmann. A syntbetie benchmark[ J]. Computer Journal, 1976,19(1) :43 -49.
  • 8R P Weicker. Dhrystone benchmark program[ J]. Communication of the ACM, 1984,27(10) : 1013 - 1030.
  • 9J J Dongarra. Performance of various computers using standard linear algebra software in a Fortran environment [ J ]. ACM SIGARCH Computer Architecture News, 1983,11(5) :22- 27.
  • 10W Mangione-Smith, T P Shih,S G Abraham, E S Davidson. Approaching a machine-application bound in delivered performance on scientific code[A] .Proceedings of the IEEE[C]. New York: ETATS-UNIS, 1993.81(8) : 1166 - 1178.

二级参考文献1

共引文献51

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部