期刊文献+

Low K芯片引线键合工艺计算机仿真与参数优化 被引量:2

Computational Modeling and Process Parameter Optimization for Wire Bonding Technology on Low-K Wafers
下载PDF
导出
摘要 Low K材料具有较高的脆性,在芯片封装测试过程中容易被损坏,因而Cu/low-K的结构的引入对芯片的封装工艺提出了很大的挑战。文章中提出引线键合工艺中冲击阶段的近似数学模型,由计算机仿真结果证实该理论模型的合理性。通过对计算机仿真结果的分析得到优化的Low K芯片引线键合工艺参数设置范围,实验设计的优化结果表明本研究提出的计算机仿真优化方法是有效的。 An approximate mathematical model is proposed to characterize the impact stage of wire bonding. The computer simulation results prove the model's rationality in the current low K wire bonding application. The optimal process setting ranges for the current case are deduced by analyzing the simulated responses of bond ball shape. The optimized results from DOE ( design of experiment ) confirm the effectiveness of the optimization methodology presented in this study.
作者 黄卫东
出处 《电子与封装》 2008年第2期1-5,共5页 Electronics & Packaging
关键词 LOW K 引线键合 有限元分析 优化 low K wire bonding finite element analysis optimization
  • 相关文献

参考文献10

  • 1R.G.McKenna,,R.L.Mahle.High impact bonding to improve reliability of VLSI die in plastic packages[].Procth ElectronComponTechnolConf.1989
  • 2T.C.Huang,M.S.Liang,T.T Chao.Wire bonding fail-ure mechanisms and simulations of Cu low-K IMD chip packaging[].ProcAdvMetallization Conf.2002
  • 3D.Degryse,B.Vandevelde,,E.Beyne.Mechanical FEM simulation of bonding process on Cu low K wafers[].IEEE TransComponPackagTechnol.2004
  • 4G.K.Viswanath,Wang Fang.Numerical analysis by3D finite element wire bond simulation on Cu/low-K structures[].Electronic Packaging Technology ConferenceEPTCProceedings ofth.2005
  • 5C.L.Yeh,Y.S.Lai.Transient analysis of the impact stage of wire bonding on Cu/low-K wafers[].MicroelectronRel.2005
  • 6B.Gonzalez,S.Knecht,H.Handy,et al.The effect of ultrasonic frequency on fine pitch aluminum wedge wire bond[].Procth ElectronComponTechnolConf.1996
  • 7Y.Tamura,Y.Miyahara,H.Suzuki.Analysis and appli-cation of vibration behavior for wirebonding capillary by transmission laser vibrometer[].ProcSEMICON IntElectronManufTechnolSymp.1998
  • 8Y.Takahashi,M.Inoue,K.Inoue.Numerical analysis of fine lead bonding-effect of pad thickness on interfacial deformation[].IEEE TransComponPackagTechnol.1999
  • 9T.A.Tran,L.Yong,B.Williams,et al.Fine pitch probing and wire bonding and reliability of aluminum capped copper bond pads[].Procth ElectronComponTechnolConf.2000
  • 10C.V.Pham,K.Huth.A new approach to the robust wire bonding[].ProcIntSympAdvPackagMater:ProcessesPropertiesand Interfaces.2001

同被引文献18

  • 1何田.引线键合技术的现状和发展趋势[J].电子工业专用设备,2004,33(10):12-14. 被引量:47
  • 2杜鸣,郝跃.超深亚微米集成电路的铜互连技术布线工艺与可靠性[J].西安电子科技大学学报,2005,32(1):56-59. 被引量:5
  • 3宗飞,田艳红,王春青.Cu引线超声键合动态过程有限元模拟[J].电子工艺技术,2007,28(4):187-190. 被引量:5
  • 4CEYHAN A,NAEEMI A.Cu/Low-k interconnect technology design and benchmarking for future technology nodes[J].IEEE Transactions on Electron Devices,2013,60(12):4041-4047.
  • 5LAM J C K,HUANG M Y M,NG T H,et al.Evidence of ultra-low-k dielectric material degradation and nanostructure alteration of the Cu/ultra-low-k interconnects in time-dependent dielectric breakdown failure[J].Applied Physics Letters,2013,102(2):022908-1-022908-4.
  • 6GAN C L,NG E K,CHAN B L,et al.Technical barriers and development of Cu wirebonding in nanoelectronics device packaging[J].Journal of Nanomaterials,2012,173025:1-7.
  • 7VAN D W D.Facing the challenge of designing for Cu/low-k reliability[J].Microelectronics Reliability,2007,47(12):1969-1974.
  • 8ZHONG Z W.Wire bonding of low-k devices[J].Microelectronics International,2008,25(3):19-25.
  • 9TAN J,ZHONG Z W,HO H M.Wire-bonding process development for low-k materials[J].Microelectronic Engineering,2005,81(1):75-82.
  • 10LEE C C,HIGGINS L M.Challenges of Cu wire bonding on low-k/Cu wafers with BOA structures[C]∥Proceedings of IEEE CPMT Electronic Components and Technology Conference.Las Vegas,USA,2010:342-349.

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部