期刊文献+

Object-Oriented System-on-Network-on-Chip Template and Implementation:H.263 Case Study

Object-Oriented System-on-Network-on-Chip Template and Implementation:H.263 Case Study
原文传递
导出
摘要 Network-on-chip (NoC) technology enables a new system-on-chip paradigm, the system-on- network-on-chip (SoNoC) paradigm. One of the challenges in designing application-specific networks is modeling the on-chip system behavior and determining on-chip traffic characteristics. A universal object message level model for SoNoC was defined and an object-oriented methodology was developed to implement this model in hardware and software. The model supports "object to core" synthesis and "function invoking to network" mapping. A case study of an H.263 system verifies the model and methodology. System prototypes are easily built and on-chip traffic can be observed using the SoNoC model to provide real benchmarks for on-chip network design. Network-on-chip (NoC) technology enables a new system-on-chip paradigm, the system-on- network-on-chip (SoNoC) paradigm. One of the challenges in designing application-specific networks is modeling the on-chip system behavior and determining on-chip traffic characteristics. A universal object message level model for SoNoC was defined and an object-oriented methodology was developed to implement this model in hardware and software. The model supports "object to core" synthesis and "function invoking to network" mapping. A case study of an H.263 system verifies the model and methodology. System prototypes are easily built and on-chip traffic can be observed using the SoNoC model to provide real benchmarks for on-chip network design.
出处 《Tsinghua Science and Technology》 SCIE EI CAS 2008年第1期98-105,共8页 清华大学学报(自然科学版(英文版)
基金 the National Natural Science Foundation of China (No. 60236020) the Specialized Research Fund for the Doctoral Program of Higher Education of Ministry of Education, China (No. 20050003083)
关键词 NETWORK-ON-CHIP SYSTEM-ON-CHIP system-on-network-on-chip network-on-chip system-on-chip system-on-network-on-chip
  • 相关文献

参考文献10

  • 1Goossens K,Dielissen J,Gangwal O, et al.A design flow for application-specific networks on chip with guaranteed performance to accelerate SoC design and verification[].Proceedings of Design Automation and Test in Europe.2005
  • 2Coppola M,Curaba S,Grammatikakis M, et al.OCCN: A network-on-chip modeling and simulation framework[].Proceedings of Design Automation and Test in Europe.2004
  • 3Mahadevan S,Angiolini F,Storoaard M, et al.Network traffic generator model for fast network-on-chip simula-tion[].Proceedings of Design Automation and Test in Europe.2005
  • 4Wiklund D,Sathe S,Liu D.Network on chip simulations for benchmarking[].Proceedings of System-on-Chip for Real-Time Applications.2004
  • 5Dziri M A,Cesario W,Wagner F, et al.Unified compo-nent integration flow for multi-processor SoC design and validation[].Proceedings of Design Automation and Test in Europe.2004
  • 6Goudarzi M,Hessabi S,Mycroft A.Overhead-free poly-morphism in network-on-chip implementation of object-oriented models[].Proceedings of Design Automation and Test in Europe.2004
  • 7Vanderperren Y,Dehaene W.UML 2 and SysML: An ap-proach to deal with complexity in SoC/NoC design[].Proceedings of Design Automation and Test in Europe.2005
  • 8Sys ML.SysML specifications. http://www.sysml.org/ specs.htm . 2007
  • 9Ma Liwei,Sun Yihe.On-chip network evolution using NetC[].Proceedings of VLSI Design Automation and Test.2005
  • 10Ma Liwei,Sun Yihe.On-chip networks design automation with source routing switches[].Tsinghua Science and Tech-nology.2007

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部