期刊文献+

VDMOS的导通电阻模型 被引量:8

On-Resistance Model for VDMOS
下载PDF
导出
摘要 导通电阻是衡量VDMOS器件性能的重要参数之一,是高开关效率,低功耗VDMOS器件的主要设计指标。从VD-MOS器件物理结构出发,利用半导体基本物理方程,如泊松方程,提出了一种建立精确导通电阻模型的方法。采用弧形边界对颈区电阻进行建模;通过考察载流子运动规律,求解泊松方程,结合器件结构与边界条件建立外延层模型。该方法物理概念清晰,规避了经验参数,考虑了器件结构参数对导通电阻的影响。该模型与MEDICI模拟结果相比较有良好的一致性。 On-resistance is one of important parameters for VDMOS,and it is an important index to improve on-off efficiency and reduce power waste of VDMOS. By using basic physical equation of semiconductor, such as Poisson equation, a new method to establish an exact on-resistance model based on the physical structure of VDMOS device was given. Neck block is modeled with arc boundary. By reviewing carrier moving law, solving Poisson equations, and uniting device structure and boundary conditions, epitaxy block is modeled. This method has clear physics conception, evades experience parameters, and considers the effect of structure parameters to on-resistance. The model agrees with the results simulated by MEDICI.
出处 《电子器件》 CAS 2008年第2期537-541,共5页 Chinese Journal of Electron Devices
关键词 导通电阻 VDMOS 模型 MEDICI on-resistance VDMOS model MEDICI
  • 相关文献

参考文献8

  • 1Sun S C, Plummer J D. Modeling of the on-Resistance of LDMOS, VDMOS, and VMOS power transistor [J]. IEEE Transactions on Electron Devices, 1980, 27(2).. 356-367.
  • 2Hu Chenming, Chi Min-Hwa, Patel Vikram M. Optimum Design of Power MOSFETS[J]. IEEE Transactions on Electron Devices, 1984, 31(12):1693-1699.
  • 3Kim Seong-Dong, Kim Il-Jung, Han Min-koo , et al, An Accurate on-Resistance Model for Low Voltage VDMOS Devices [J]. Solid-State Electronics, 1995, 38(2):345-350.
  • 4Michael Y. Kwong. Series Resistance Calculation for Source/ Drain Extension Regions Using 2-D Device Simulation [J]. IEEE Transactions on Electron Devices,July 2002,49(7).
  • 5Hong Ji-Hoon,Chung Sang-Koo ,Choi Yearn-Ik.Optimum Design for Minimum on-Resistance of Low Voltage Trench Power MOSFET [J]. Microelectronics Journal, 2004,35,287-289.
  • 6Ulrich Heinle and Jorgen Olsson. Analysis of the Specific On- Resistance of Vertical High-Voltage DMOSFETs on SOI [J]. IEEE Transactions on electron devices, MAY 2003,50(5).
  • 7Rene P. Zingg, On the Specific On-Resistance of High-Voltage and Power Devices [J]. IEEE Transactions on Electron Devices, MARCH 2004,51(3).
  • 8Strollo A G M and Napoli E. Optimal ON-Resistance Versus Breakdown Voltage Tradeoff in Superjunction Power Devices: A novel analytical model. IEEE Trans. Electron Devices,Sept. 2001,48,2161-2167.

同被引文献24

引证文献8

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部