期刊文献+

基于线网分类的模拟电路自动布线器 被引量:2

A Net-Classification Based Analog IC Router
下载PDF
导出
摘要 提出一种基于线网分类的模拟电路自动布线方法,并设计实现了一种基于线网分类的模拟电路布线器NCARouter.基于模拟电路性能要求,布线器中的线网被分为关键线网、普通线网和电源/地线网3种类型.同时,模拟电路的性能约束被转化为线网的属性描述,包括几何约束(如对称)、电学约束(如匹配)、寄生参数描述等.此外,针对不同类型的线网,该布线器使用了不同的布线算法,以满足总体性能约束.实验结果表明,该布线器不仅能很好地完成布线,还能确保满足模拟电路各种性能要求. A new approach, called net classification method, is proposed, and by which a netclassification-based analog IC router (NCARouter) is implemented. According to the performance requirement of analog circuits, nets are classified into three main types: critical nets, general nets and power/ground nets. At the same time, all the circuit performance constraints are converted into some kinds of characteristics descriptions of nets, including geometrical constraints such as symmetry, electrical constraints such as matching, and parasitic parameters, etc. Besides, different types of nets could be routed by corresponding algorithms, in order to meet their performance requirements. Experimental results show that the new router can not only route well, but also satisfy the performance of analog circuits.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2008年第4期417-424,共8页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60776026)
关键词 模拟电路布线器 线网分类 A^*算法 迷宫算法 电子设计自动化 analog IC router net-classification A^* algorithm maze algorithm EDA
  • 相关文献

参考文献8

  • 1Toumazou C, Makris C A. Analog IC design automation: Part Ⅰ- automated circuit generation : new concepts and methods [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995, 14(2) : 218-238
  • 2Hamour M, Saleh R, Mirabbasi S, et al. Analog IP design flow for SoC applications [C] //Proceedings of the 2003 International Symposium on Circuits and Systems, Bangkok, 2003:Ⅳ676-Ⅳ679
  • 3Tang D D, Diaz C H, Chao C P, et al. Foundry technology for 130nm and beyond SoC [C] //Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, San Jose, 2003: 343- 350
  • 4Rijmenants J, Schwarz T, Litsios J, et al. ILAC: an automated layout tool for analog CMOS circuits [C]//Proceedings of the IEEE 1988 Custom Integrated Circuits Conference, San Jose, 1988:7.6.1-7.6.4
  • 5Mogaki M, Naoki K, Chikami Y, et al. LADIES: an automatic layout system for analog LSI's [C] //Proceedings of the International Conference on Computer-Aided Design, Santa Clara, 1989:450-453
  • 6Malavasi E, Sangiovanni-Vincentelli A. Area routing for analog layout [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993, 12(8): 1186-1197
  • 7Cohn J M, Garrod D J, Rutenbar R A, et al. KOAN/ ANAGRAM Ⅱ: new tools for device-level analog placement and routing [J]. IEEE Journal of Solid-State Circuits, 1991, 26 (3) : 330-342
  • 8Lampaert K, Gielen G, Sansen W. Analog layout generation for performance and manufacturability [M]. Boston: Kluwer Academic Publishers, 1999:121-122

同被引文献16

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部