期刊文献+

保证QoS的片上网络低能耗映射与路由方法 被引量:9

A Low Energy Mapping and Routing Approach for Network-on-Chip with QoS Guarantees
下载PDF
导出
摘要 为解决二维mesh片上网络的服务质量和低能耗问题,提出基于最优化搜索的拓扑映射与路由方法Q-LEMR.该方法以降低芯片通信能耗为目标,在保证系统延迟与带宽的服务质量的前提下,自动将给定应用的IP核映射到片上网络结构上,并为通信踪迹定制设计确定的、非死锁的最短路径路由;同时通过加速策略使映射和路由的计算在可接受的时间范围内完成.实验结果表明,Q-LEMR较现有工作平均降低通信能耗28.8%,并满足服务质量要求. This paper addresses the problem of low energy design of 2D mesh-based network-on-chip (NoC) with quality-of-service (QoS) guarantees. We present an optimization-based topological mapping and routing approach named Q-LEMR. The aim is to reduce the total communication energy and provide QoS for the applications during the mapping and routing processes. Under the satisfaction of the latency and bandwidth constraints of the system, Q-LEMR automatically maps the IP cores of given application onto NoC architecture and constructs deterministic deadlock-free minimal routing for traffic traces. In addition, speedup techniques are proposed to finish mapping and routing in acceptable execution time. Experimental results on realistic benchmarks show that Q-LEMR guarantees the QoS requirements and achieves 28.8 % of energy saving on average in comparison to current technology.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2008年第4期425-431,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家“八六三”高技术研究发展计划(2005AA111010)
关键词 片上网络 二维mesh拓扑结构 拓扑映射 路由 服务质量 network-on-chip 2D mesh topology topological mapping routing quality-of-service
  • 相关文献

参考文献16

  • 1Kumar S, Jantsch A, Soininen J P, et al. A network on chip architecture and design methodology [C] /]Proceedings of the IEEE Computer Society Annual Symposium on VLSI, Pittsburgh, 2002:105-112
  • 2Dally W J, Towles B. Route packets, not wires: on-chip interconnection networks [C] //Proceedings of Design Automation Conference, Las Vegas, Nevada, 2001:684-689
  • 3张磊,李华伟,李晓维.用于片上网络的容错通信算法[J].计算机辅助设计与图形学学报,2007,19(4):508-514. 被引量:18
  • 4Srinivasan K, Chatha K S, Layout aware design of mesh based NoC architectures [C] //Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis, Seoul, 2006:136-141
  • 5Benini L, De Micheli G. Networks on chips: a new SoC paradigm [J]. IEEE Computer, 2002, 35( 1 ) : 70-78
  • 6Wang H S, Peh L S, Malik S. Power-driven design of router microarchitectures in on-chip networks [C] //Proceedings of the 36th Annual IEEE/ACM International Symposium on Microachitecture, San Diego, 2003:105-116
  • 7Hansson A, Coenen M, Goossens K service during reconfiguration of Undisrupted quality-of-multiple applications in networks on chip [C] //Proceedings of the Conference on Design, Automation and Test in Europe, Nice, 2007:954-959
  • 8Murali S, Benini L, De Micheli G. Mapping and physical planning of networks-on-chip architectures with quality-of- service guarantees [ C]//Proceedings of the 2005 Conference on Asia South Pacific Design Automation, Shanghai, 2005:27 32
  • 9Ogras U Y, Hu J C, Marculescu R. Key research problems in NoC design: a holistic perspective [C]//Proceedings of the 3rd International Conference on Hardware/Software Codesign and System Synthesis, Jersey City, 2005:69-74
  • 10Hu J, Marculescu R. Energy-aware mapping for tile-based NoC architectures under performance constraints [ C] //Proceedings of the 2003 Conference on Asia South Pacific Design Automation, Kitakyushu, 2003:233-239

二级参考文献42

  • 1J S Kim,M B Taylor,J Miller et al.Energy characterization of a tiled architecture processor with on-chip networks[C].In:Proc of the International Symposium on Low Power Electronics and Design,2003: 424-427.
  • 2D Shin,J Kim.Power-aware communication optimization for networks-on-chips with voltage scalable links[C].In:CODES+ISSS 04, 2004-09:8-10.
  • 3S Sahni,T Gonzales.P-complete approximation problems[J].J ACM,1976;23:555-565.
  • 4L Benini,G D Micheli.Powering networks on chips-energy-efficient and reliable interconnect design for SoCs[C].In:ISSS 01,2001,Montreal, Quebec, Canada, 2001.
  • 5N Eisley,L-S Peh.High-level power analysis for on-chip networks[C].In: CASES 04, Washington, DC, USA, 2004: 22-25.
  • 6T Simunic,S Boyd.Managing power consumption in networks on chips[C].In:Proc of Design,Automation,and Test in Europe,2002:110-116.
  • 7J Kim,M Horowitz.Adaptive supply serial links with sub-1V operation and per-pin clock recovery[C].In:Proc of the International Solid-State Circuits Conference ,2002.
  • 8L Shang,L-S Peh,N K Jha.Dynamic voltage scaling with links for power optimization of interconnection networks[C].In :Proc of International Symposium on High-Performance Computer Architecture,2003.
  • 9V Soteriou, L-S Peh.Dynamic power management for power optimization of interconnection networks using on/off links[C].In:Proc of Symposium on High Performance Interconnects,2003:15-20.
  • 10F Worm,P Ienne,P Thiran et al.An adaptive low power transmission scheme for on-chip networks[C].In:Proc of the International System Synthesis Symposium,2002:92-100.

共引文献28

同被引文献103

引证文献9

二级引证文献26

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部