期刊文献+

一种DC-DC升压转换器中的误差放大器的设计 被引量:4

Design of an Error-Amplifier for a Boost DC-DC Converter
下载PDF
导出
摘要 结合DC-DC升压转换器的工作原理,从系统稳定性和负载调整率要求的角度出发,提出了一种新颖的设计方法,以确定误差放大器的主要结构和基本参数.与传统的误差放大器相比,该设计加入了动态电路部分,减少了环路的响应时间.另外,改进的电压移位部分不仅减小了芯片的面积,而且简化了误差放大器的设计.文中设计使用0.5μm-BCD工艺对整个升压转换器系统进行了模拟,并在各种工作条件下对系统进行仿真,得出了理想的仿真结果. Based on the analysis of system's stability and the demand of load-regulation, a novel method for error-amplifier design is presented. Moreover, a new dynamic circuit is proposed to improve loop transient response. And an improved level-shift is adopted which is helpful to save the die area and simplify the design of error-amplifier. The whole chip is designed with 0.5μm-BCD technology. Simulation results reveal that the system is stable in any case.
出处 《微电子学与计算机》 CSCD 北大核心 2008年第4期76-79,85,共5页 Microelectronics & Computer
关键词 DC—DC转换器 误差放大器 负载调整率 动态电路 DC-DC converter error-amplifier load-regulation dynamic circuit
  • 相关文献

参考文献5

  • 1Lee Yim-Shu. Computer-aided analysis and design of switchmode power supplies[M]. New York: Marcel Dekker, Inc, 1993.
  • 2Simon SAng. Power-switching converters [ M]. New York: Marcel Dekker, Inc, 1995.
  • 3Gray P R. Hurst P H. Analysis and design of analog integrated circuits [M]. 4th ed. New York: John Wiley & Sons, Inc, 2001.
  • 4Kazimierczuk M K. Transfer function of current modulator in PWM converters with current-mode control [ J ]. IEEE Trans Circuits Systems: Fund Theory Appl, 2000, 47 (9) : 1407.
  • 5郑朝霞,邹雪城,邵轲,李阳.电流型PWM DC-DC升压转换器的稳定性分析与实现[J].微电子学与计算机,2006,23(6):229-232. 被引量:15

二级参考文献3

  • 1毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003.103-105.
  • 2C C Fang,E H Abed.Sampled-data modeling and analysis of closed-loop PWM DC-DC converters.IEEE ISCAS,1999,5:110~115
  • 3Falin J ESR.Stability,and the LDO regulator [Z].TI Company Inc,2002

共引文献14

同被引文献31

  • 1赵双龙,吴晓波,严晓浪.低压差电压调整器中热保护电路的设计[J].微电子学与计算机,2006,23(8):177-180. 被引量:2
  • 2Rincon - Mora G A, Allen P E. A low - voltage, low quiescent current, low drop- out regulator[J].IEEE J. Solid -StateCircuits, 1998, 33(1): 36-44.
  • 3Leung K N, Mok P K T. A capacitor- free CMOS low-dropout regulator with damping - factor- control - frequency compensation[J]. IEEE J. Solid - State Circuits, 2003, 38(10): 1691 - 1702.
  • 4Huang Weijen, Lu Saohung Lu, Liu Shenluan. A capacitor-free CMOS low dropout regulator with slew rate enhancement [ C ]// VLSI Design, Automation and Test, 2006 International Symposium on. China, Hongkong University of Sci. & Technol, 2006 : 1 - 4.
  • 5Heisley D, Wank B. DMOS delivers dramatic performance gains to LDO regulators[J]. EDN, 2000(45):141 -150.
  • 6Chen C L, Huang W J, Liu S I. CMOS low dropout regulator with dynamic zero compensation[J ]. Electronics Letters, 2007,43(14):234 - 235.
  • 7Ka Nang Leung, Philip K T Mok, Sai Kit Lau. A low- voltage CMOS low - dropout regulator with enhanced loop response[J]. IEEE ISCAS, 2004(12): 385-388.
  • 8华成英,童诗白.模拟电子技术基础[M].北京:高等教育出版社,2003.
  • 9Vahid Yousefzadeh, Amir Babazadeh, Bhaskar Ram- achandran, et al. Proximate time-optimal digital con- trol for synchronous buck DC-DC; converters [J]. IEEE Transactions On Power Electronics, 2008, 23 (4) : 2018-2026.
  • 10Edoardo Bonizzoni, Fausto Borghetti, Piero malcovati.A 200mA 93%. Peak efficiency single-inductor dual- output DC-DC buck convert[C]//2007 IEEE Interna- tional Solid-State Circuits Conference. USA, 2007: 526-527.

引证文献4

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部