期刊文献+

基于0.5μm CMOS工艺的低压低功耗电流放大器

Low-Voltage and Low Power Current-Feedback Op-Amps Based on 0.5μm CMOS Technology
下载PDF
导出
摘要 采用BSM30.5μm CMOS工艺,通过引入电流模式的缓冲级输入输出结构而设计了一种性能较高的CMOS电流反馈运算放大器.在1.5V的电源电压下,当偏置电流为1μA,负载电容为20pF时,对整个电路进行HSPICE仿真.结果表明,该电路结构达到了87dB的开环增益,23.8MHz的单位增益带宽,48°的相位裕度,139dB的共模抑制比,功耗仅为2.09mW. Based on BSM3 0.5μm CMOS process, the paper presents an improved CMOS current-feedback operational amplifier malting use of Current mode configuration with input buffer stage and output buffer stage. When driving a capacitive load of 20pF, simulation results of the proposed CFOA with HSPICE show a: 87dB open loop gain, 23.8MHz unity gain bandwidth, 48 degree phase margin, 139dB CMRR and power consumption around 2.09mW from 1.5V supply voltage and 1μA biasing current.
出处 《微电子学与计算机》 CSCD 北大核心 2008年第4期160-164,共5页 Microelectronics & Computer
基金 国家自然科学基金项目(60572026) 四川省学术与技术带头人培养基金重点项目(Q024131103010018) 西南交通大学科技发展基金(2006A05)
关键词 低压低功耗 电流反馈运算放大器 电流模 CMOS low voltage and low power CFOA current model CMOS
  • 相关文献

参考文献8

  • 1Mita R, Palumbo G, Pennisi S. Low- voltage high - drive CMOS current feedback op - amp [ J ]. IEEE Trans Circ SyslI: Analog and Digital Signal Processing, 2005, 52 (6):317- 321.
  • 2徐跃,黄海云,傅兴华.1.5V低功耗Rail-to-RailCMOS运算放大器[J].微电子学与计算机,2004,21(5):138-141. 被引量:5
  • 3应建华,朱慧珍.一种高增益、低功耗、Rail-to-Rail输出的BiCMOS运算放大器[J].微电子学与计算机,2006,23(6):141-144. 被引量:3
  • 4Giustolisi G, Palmisano G, Segreto T. A 1.2 - V CMOS op- amp with a dynamically biased output stage [ J ]. IEEE J Sol Sta Circ, 2000, 35(4):632- 636.
  • 5Palmisano G, Palumbo G, Salerno R. A 1.5 - V high drive capability CMOS op - amp [J]. IEEE J Sol Sta Circ, 1999,34 (2) : 248 - 252.
  • 6段晓峰,陈向东,黎文模.一种新型的CMOS电流反馈运算放大器[J].微电子学与计算机,2006,23(7):181-184. 被引量:9
  • 7Pennisi S. High - performance CMOS current feedback operational amplifier[C].IEEE Int Syrup Circ and Syst. Kobe, Japan, 2005 : 1573 - 1576.
  • 8Giustolisi G, Palmisano G, Palumbo G, et al. High - drive CMOS current- feedback op-amp [C].Proc the 40th Midwest Symp Circ and Syst. Sacramento, USA, 1997: 229 - 232.

二级参考文献12

  • 1毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2002.24-27.
  • 2Gray P R.模拟集成电路的分析与设计[M].北京:高 等教育出版社,2003.10:26~27
  • 3Kazuya Sone,Michio Yots-uyanagi.Design technique for analog BiCMOS circuits.Presented at IEEE meeting,Bipolar/BiCMOS Circuits Technology,May 1994
  • 4James H Atherton,H Thomas Simmonds.An offset reduction technique for use with CMOS integrated comparators and amplifiers.IEEE Journal of Solid State Circuits,August 1992
  • 5A A Tammam,K Hayatleh,B Hart,F J Lidgey.Currentfeedback operational amplifier with high CMRR[J].IEEE,2003,39(21):1483
  • 6S Franco.Design with operational amplifiers and analog Ics[M].Mc Graw Hill,2002,294
  • 7Assi A,Sawan M,Jieyan Zhu.An offset compensated and high-gain CMOS current-feedback op-amp[J].IEEE,1998,45(1):85~90
  • 8Phillip E Allen,Douglas R Holberg.CMOS analog circuit design(second edition)[M],Publishing House of Electronics Industry,2002:228
  • 9G Palmisano,G Palumbo,R Salerno.A 1.5-V High drive capability CMOS op-Amp[J].IEEE Journal of solid-state circuits,1999,34(2):406~410
  • 10G palmisano,G Giustolisi,T Segreto.A 1.2-V CMOS opamp with a dynamically biased output Stage[J].IEEE.Journal of solid-stateCircuits,2000,35(4):632~635

共引文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部