期刊文献+

一种新的短时间间隔测量方法 被引量:21

Novel short time interval measurement method
下载PDF
导出
摘要 提出了一种基于延迟线技术的短时间间隔测量新方法.利用延迟链产生均匀延迟的多路参考频率信号,在由短时间间隔形成的闸门下对其计数,以计数值的平均数作为参考频率计数值,降低测量误差1-2个数量级.理论分析表明新方法的短时间间隔测量误差取决于延迟单元延时.实际测量数据表明,在参考频率为200 MHz,延迟单元延时为500 ps时测量误差小于500 ps,同等条件下测量精度比脉冲填充法高10倍.相比模拟内差法、时间-电压变换法和游标法等,新方法实现简单、成本低廉,具有良好的实用性. A new method for short time interval measurement based on the delay line principle is presented. By utilizing a group of delay lines to generate multi-path reference frequency signals delayed uniformly in a reference frequency period, then counting them under the same gate generated by the short time interval, with the average as the count of the reference frequency, the measurement error can be reduced by 1-2 orders of magnitude. Error analysis shows that its accuracy is determined by the delay time of the delay unit. Actual measurement data show that when the reference frequency is 200MHz, the delay time of the delay unit is 500ps, its accuracy is better than 500ps and improved by 10 times compared with the pulse-filling measurement method under the same condition. Compared with the analog interpolating, time-to-voltage conversion and time vernier method, the proposed new method has the characteristic of easy implementation, low cost and high feasibility.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2008年第2期267-271,共5页 Journal of Xidian University
基金 国家自然基金资助(10703004 60571060)
关键词 时间测量 延迟线 闸门时间 误差分析 脉冲填充法 FPGA time measurement delay line gate time error analysis pulse-filling method field programmable gate arrays
  • 相关文献

参考文献9

  • 1周渭,王海.时频测控技术的发展[J].时间频率学报,2003,26(2):87-95. 被引量:25
  • 2《计量测试技术手册》编委会.计量测试技术手册第11卷时间频率[M].北京:中国计量出版社,1996:145-148.
  • 3Zhou Wei, Xuan Zongqiang, Yu Jianguo, et al. Some New Method for Precision Time Interval Measurement [C].Proceedings of the 1997 IEEE International Frequency Control Symposium. New York: IEEE,1997:418-421.
  • 4Matta K, Kostamovaara J. A high-precision Time-to-digital Converter for Pulsed Time-of-flight Laser Radar Applications [J]. IEEE Trans on Instrum. Meas, 1998, 47(20): 521-536.
  • 5Ryszard S, Jozef K. Interpolating Time Counter with 100ps Resolution on a Single FPGA Device [J]. IEEE Trans on Instrumentation and Measurement, 2000, 49(4) : 879-882.
  • 6Jozef K, Ryszard S, Ryszard P, et al. Single-Chip Interpolating Time Counter with 200-ps Resolution and 43-s Range [J]. IEEE Trans on Instrumentation and Measurement, 1997, 46(4): 851-856.
  • 7Jozef K, Ryszard S, Jerzy P, et al. Field-Programmable-Gate-Array-Based Time-to-Digital Converter with 200-ps Resolution [J]. IEEE Trans on Instrumentation and Measurement, 1997, 46(1): 51-55.
  • 8Dudek P, Szczepanski S, Hatfield J V. A High-Resolution CMOS Time-to-digital Converter Utilizing a Vernier Delay Line [J]. IEEE J Solid-State Circuits, 2000, 35(2): 240-247.
  • 9Rahkonen T E, Kostamovaara J T. The Use of Stabilized CMOS Delaylines for the Digitization of Short Time Intervals [J]. IEEE Journal of Solid-State Circuit, 1993,28(8):887-893.

共引文献24

同被引文献132

引证文献21

二级引证文献73

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部