期刊文献+

基于BIST的编译码器IP核测试

Test of encoder and decoder IP core based on BIST
下载PDF
导出
摘要 介绍了用于IP核测试的内建自测试方法(BIST)和面向测试的IP核设计方法,指出基于IP核的系统芯片(SOC)的测试、验证以及相关性测试具有较大难度,传统的测试和验证方法均难以满足。以编译码器IP核为例,说明了基于BIST的编译码器IP核测试的基本实现原理和具体实现过程,通过加入测试外壳实现了对IP核的访问、隔离和控制,提高了IP核的可测性。 The built-in self test (BIST)method for IP core and the design method for test-oriented IP core are introduced. Test, certification and related testing for SOC (system on chip) based on IP core are more difficult and the traditional testing methods are difficult to satisfy all requirements. The principium and the realization of IP core test based on BIST arre presented through the example of Encoder and Decoder IP core. Accessing, insulation and control of IP core were realized by adding a test wrapper, and then the testability of the IP core is enhanced.
出处 《国外电子元器件》 2008年第1期23-25,共3页 International Electronic Elements
关键词 电路与系统 可测性设计 内建自测试 测试外壳 circuit and system design for test built-in self test test wrapper
  • 相关文献

参考文献6

二级参考文献21

  • 1[1]ZORIAN Y, MARINISSEN E J, DEY S. Testing embedded-core based system chips [A]. International Test Conference [C]. San Jose: IEEE, 1998:130-143.
  • 2[2]MARINISSEN E J, ARENDSEN R, BOS G, et al. A structured and scalable mechanism for test access to embedded reusable cores [A]. International Test Conference [C]. San Jose: IEEE, 1998: 284-293.
  • 3[3]VARMA P, BHATIA B. A structured test re-use methodology for core-based system chips [A]. International Test Conference [C]. San Jose: IEEE, 1998:294-302.
  • 4[4]IEEE P1500 Group. IEEE P1500 Standard for Embedded Core Test. [EB/OL]. http : ∥grouper. ieee. org/groups/1500, 2002-06-08.
  • 5[5]CROUCH A L. Design-for-test for digital IC's and embedded core systems [M]. Upper Saddle River: Prentice Hall PTR, 1999: 175-240.
  • 6[6]MARINISSEN E J, GOEL S K, LOUSBERG M.Wrapper design for embedded core test [A]. International Test Conference [C]. Atlantic City: IEEE,2000:911-920.
  • 7A Jas and N A Touba. Test vector decompression via cyclical scan chains and its application to core-based designs [J]. in Proc int Test Conf, Washington, DC, 1998, pp.458-464.
  • 8K -J Lee, J-J Chen, and C-H Huang. Using a single input tosupport multiple scan chains [J].in Proc Int Conf Computer-Aided Design, Nov.1998, pp.74-78.
  • 9Aerts J,Marinissen E J. Scan chain design for test time reductionin core-based ICs[J]. in Test Conference, 1998. Proceedings. International , 18-23 Oct.1998,pp.448 - 457.
  • 10C Bamhart, V Brunkhorst, F Distler, O Famsworth, B Keller, and B Koenem. OPMLSR:the function for compressed ATPG vectora[J], in Proc Int Test Conf, Baltimore, MD, Oct,2001, pp.748-756.

共引文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部