期刊文献+

面向视频处理的高效二维流存储系统 被引量:1

An Efficient 2-D Stream Memory System for Video Processing
下载PDF
导出
摘要 为了解决高度并行的视频处理中存储系统的瓶颈问题,设计了一种高效的基于流的二维存储系统.该系统完成了二维逻辑空间到物理上多路并行存储器模块的映射.在二维逻辑空间中的每一个数据阵列都可以根据给出的基地址、二维偏移量、长度、数据粒度来进行灵活的流访问.数据在物理存储器上进行了交织存放以支持行阵列和列阵列的同时访问.该交织算法在之前的交织算法基础上做了面向流访问的改进.实验结果表明,在实时视频处理中,所述的二维流存储系统可以减少平均约32.0%的存储器访问率,以及25.4%的实时处理所需要的时钟周期数. An efficient stream memory system for video processing is proposed in this paper to remove the bottleneck of memory system in parallel video processing. The system maps a 2- D logic space onto physical parallel memory modules. Each array of data elements in a 2-D space can be streaming accessed by given base address, 2-D offset, and granularity. Data are interleaved in the memory to support both horizontal and vertical array access. The interleave scheme is improved for streaming access based on the previous interleave schemes. The experimental results show that the proposed stream memory system could reduce 32.0% of the memory access rate and 25.4% of the execution cycle counts in real time video processing.
出处 《江南大学学报(自然科学版)》 CAS 2008年第1期6-10,共5页 Joural of Jiangnan University (Natural Science Edition) 
基金 国家863计划项目(2005AA1Z1271)
关键词 二维存储系统 流访问 视频处理 2-D memory system stream access video processing
  • 相关文献

参考文献8

  • 1Kapasi U J, Dally W J, Rixner S, et al. The Imagine stream processor [ C ]// IEEE International Conference on Computer Design ( ICCD' 02). Freiburg, Germany :[s. n. ] ,2002.
  • 2Juurlink B, Tcheressiz D, Vassiliadis S, et al. Implementation and evaluation of the complex streamed instruction set [ C ]// Proc Int Conf on Parallel Architectures and Compilation Techniques. Barcelona, Spain: [ s. n. ] ,2001.
  • 3Tanskanen J K, Sihvo T, Niittylahti J. Byte and modulo addressable parallel memory architecture for video coding [ J ]. IEEE Trans Circuits Syst Video Technol, 2004,14( 11 ) : 1270-1276
  • 4LAI Y K, CHEN L G, CHEN H T, et al. A novel video signal processor with programmable data arrangement and efficient memory eonfiguration [ J ]. IEEE Trans Consumer Eleetronies, 1996,42 (3) :526- 534.
  • 5Harper D T. A ultiaccess frame buffer architecture [ J ]. IEEE Trans Computers, 1994,43:618-622.
  • 6Park J W. Multiaccess memory system for attached SIMD computer [ J ]. IEEE Trans on Computers,2004,53 (4) :439-452.
  • 7YI X, ZHANG J, LING N, et al. Improved and simplified fast motion estimation for JM [ C]//Joint Video Team (JVT) of ISO/ IEC MPEG and ITU-T VCEG 16th Meeting. Poznan, Poland:[ s. n. ] ,2005.
  • 8Suhring K. H. 264/AVC software coordination [ DB/OL ]. (2005 -11 - 20) [ 2006- 05 -13]. http://iphome.hhi. de/suehring/tml/.

同被引文献3

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部