期刊文献+

基于SKILL语言的自动天线效应修复器设计 被引量:2

Design of Automatic Antenna Effect Fixing Tool with SKILL Language
下载PDF
导出
摘要 在深亚微米大规模集成电路设计和制造过程中,可靠性已经成为主要的挑战[1]。文章关注一个重要的可靠性问题?天线效应。首先对天线效应进行分析,然后用SKILL语言设计了自动天线效应修复器。提出了版图层次坐标变换算法:把底层单元坐标属性转换到顶层统一的坐标系中,而不破坏其原有的层次化结构。该工具能在版图中自动修复天线效应,实践结果显示,修复率达90%以上。 Reliability has become a major challenge in the design and manufacture of deep submicron VLSI circuits. Antenna effect, which is an important reliability issue, was analyzed in general, and an automatic fixing tool with SKILL language was designed. A CTHL (coordinate transform in hierarchy layout) algorithm for the tool was presented, which could transform the cell's coordinates in the bottom level to the top level without destructing its original hierarchy structure. The tool fixes the antenna effect automatically in the layout. Experimental results show that the fixing rate is up to 90%.
出处 《微电子学》 CAS CSCD 北大核心 2008年第2期182-186,共5页 Microelectronics
基金 国家自然科学基金资助项目(90407009)"基于测试压缩和LBIST的系统芯片低成本测试技术研究"
关键词 SKILL语言 可靠性 天线效应 层次化版图 物理设计 SKILL language Reliability Antenna effect Hierarchy layout Physical design
  • 相关文献

参考文献7

  • 1SU B-Y, CHANG Y-W. An exact jumper insertion algorithm for antenna effect avoidance/fixing[C] // 42nd Des Autom Conf. Anaheim, CA, USA. 2005: 325-328.
  • 2CHEN P H, MALKANI S, PENG C-M, et al. Fixing antenna problem by dynamic diode dropping and jumper insertion [C]// Quality Electronic Design. San Jose, CA, USA. 2000. 275-282.
  • 3杨旭,黄令仪,叶青,周玉梅.深亚微米设计中天线效应的消除[J].Journal of Semiconductors,2004,25(7):879-883. 被引量:6
  • 4Cadence. Cadence Design Framework II SKILL Functions Reference [EB/OL]. http://www.adence. com. cn/. 2006.
  • 5俞宏峰,黄艳,耿卫东,潘云鹤.基于SKILL的EDA系统二次开发技术探讨[J].计算机应用研究,2001,18(8):85-88. 被引量:5
  • 6毕宗军,罗岚,杨军.基于SKILL语言的按比例自动缩放版图方法[J].电子器件,2006,29(4):1187-1191. 被引量:3
  • 7Mentor Graphics. Calibre Verification User' s Manual [EB/OL]. http://www.mentorg.com. cn/. 2007.

二级参考文献16

  • 1朱正涌.半导体集成电路[M].北京:清华大学出版社,2002..
  • 2Maly W,Ouyang C,Ghosh S,et al.Detection of an antenna effect in VLSI designs.Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems(DFT),1996:86
  • 3Fang S,McVittie J.Thin-oxide damage from gate charging during plasma processing.IEEE Electron Device Lett,1992,13(5):288
  • 4Schoenwald D A.Modeling and real-time control of plasma-based wafer etching.Proceedings of the 29th Southeastern Symposiμm on System Theory (SSST '97),1997:420
  • 5Chen P H,Malkani S,Peng C M,et al.Fixing antenna problem by dynamic diode dropping and jumper insertion.Proc Quality Electronic Design,2000:275
  • 6Chen Z,Koren I.Layer reassignment for antenna effect minimization in 3-layer channel routing.Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems (DFT),1996:77
  • 7.[EB/OL].http:∥www.ewh.ieee.org/soc/cprnt/presentations/cpm-tooo5a.pdf,.
  • 8.[EB/OL].http:∥sigda.org/Archives/ProceedingArchives/Date/pa-pers/2002/date02/pdffiles/05c3.pdf,.
  • 9Cadence,Cadence Design Framework Ⅱ SKILL Functions Reference.
  • 10Cadence,SKILL Language User Guide[J].

共引文献11

同被引文献21

  • 1毕宗军,罗岚,杨军.基于SKILL语言的按比例自动缩放版图方法[J].电子器件,2006,29(4):1187-1191. 被引量:3
  • 2Wristers I). Complex Trade-Offs-Enahlement of Moore and More Than Moore [ C ]//2013 ln ternati:mal Conference on IC Design and Techno|:gy, 2013 : 1 - 2.
  • 3Heinig A, Dietri:'h M, Herkersdoff A, et al. System Integration- The Bridge between More Than Moore and More Moore, Design [ C ]//2014 Autcmlation and Test in Europe Canferenee and Exhi- hitian (DATE) ,2014: 1-9,.
  • 4Hui Mitt lee, En-Xiao Liu, Er-Ping Li, el a|. Impact of Teehnnlogy Sealing :m Electrical Characteristies of Through-Silicon Via Corre- lated with Equivalent Cir{'uits [ C]//EMC Europe 2011 York, 2011,339-344.
  • 5Qian I.ibo,Zhu Zhangming, Yang Yintang. System IJevel Perform- anee Evaluatian of Three-Dimensional Integrated Circuit [ C ]// 2011 IEEE 9th lnternatiol:tal Conference on ASIC (ASICON), 2011:694-697.
  • 6Chen K N ,Tan C S. Integration S:'hemes and En',dfling Technologies for Three-Dimensional Integrated Circuits [ J ]. lET Computers and Digital Techniques ,2011,5 ( 3), 160-168.
  • 7Chang-Hsin Cheng, Chung-Kai Liu, Hsing-Chumlg Liu, et al. On- Line Error Detection and Correction Techniques for "PSV in 'l]lree- Dimensional Integrated Circuit[ C]//2011 International Symp:sium on Intelligent Signal Processing and Communications Systems ( IS- PACS) ,2011,1-5.
  • 8Civale Y,Redolfi A,Jaenen P,et al. Through-Silicon Via Technol- ogy for Three-Dimensional Integrated Circuit Manufacturing[ C ]// 2012 35th IEEE/CPMT International Electronic Manufacturing Technology Symposium ( IE MT), 2012 : 1 - 5.
  • 9WATANABE T, YOSHIDA Y. Dielectric breakdown of gate insulator due to reactive etching [ J ]. Solid State Technol, 1984, 26 (4): 263-266.
  • 10TONG R, MCNALLY P. Effect of resist patterning on gate oxide integrity in source/drain implant [ J ]. Nucl Instrum Meth Phys Res: B, 1985, 6: 376-381.

引证文献2

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部