期刊文献+

基于遗传算法的NoC处理单元映射研究 被引量:6

NoC Process Elements Mapping Using Genetic Algorithm
下载PDF
导出
摘要 传统的基于总线的SoC体系结构及设计方法在解决多处理器的复杂系统中将遇到瓶颈,有效解决方案NoC(片上网络)成为新的发展趋势。本文研究了广泛使用的二维规则型网络(2D-mesh)对影响系统性能的重要因素——功耗建立模型,以及形成处理单元位置映射等问题。最后运用遗传算法来寻找已建立的功耗模型最优解或近最优解。试验结果表明,遗传算法能够使得目标函数很快收敛,起到了很好的全局寻优效果。 Traditional bus-based SoC architecture and methodology become data exchange bottleneck in complex multi- processor system. New trend of Network on Chip provides a viable solution. 2D-mesh is a widely used NoC topology. This paper studies 2D-mesh network optimization by way of minimizing communication power consumption, which is very import to the system performance. The authors first establish a 2- mesh communication power consumption model, formulate the problem of energy-aware mapping, and then apply genetic algorithm on the model. The result is a fast converged and optimized solution.
作者 孙榕 林正浩
出处 《计算机科学》 CSCD 北大核心 2008年第4期51-53,84,共4页 Computer Science
基金 国家863高技术研究发展计划资助项目(编号:2005AA1Z1040)
关键词 NOC 通讯功耗 处理单元映射 遗传算法 NoC, Power communication power consumption, Process element mapping, Genetic algorithm
  • 相关文献

参考文献9

  • 1Kumar S,Jantsch A,soininen J,et al. A Network on Chip Architecture and Design Methodology[C]. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI, Washington DC, USA: IEEE Computer Society, 2002
  • 2Wang H S, Zhu X, Peh L S, et al. Orion: a power-performance simulator for interconnection networks[C]. In: Proceedings of the 35th Annual ACM/IEEE International Symposium on Microarchitecture, Washington DC, USA: IEEE Computer Society, 2002. 294-305
  • 3Hemani A. Jantsch A,Kumar S,et al. Network on a chip: An architecture for billion transistor era[C]. In: Proceeding of the IEEE NorChip Conference, November 2000
  • 4Hu J, Marculescu R. Energy-aware Mapping for Tile-based NoC Architectures Under Performance Constraints[C]. In.. Proceedings of the 2003 onference on Asia South Pacific Design Automation. New York, USA: ACM Press, 2003. 233-239
  • 5Garey M R, Johnson D S. Computers and intractability: a guide to the theory of NP-completeness[M]. New York, USA: W H Freeman & Co, 1979
  • 6Hu Jingcao,Marculescu R. A survey of wormhole routing techniques in direct networks[C]. Los Alamitos, CA, USA: IEEE Computer Society Press, 1993
  • 7Khan G N, Gu Wei. Fault-tolerant Wormhole Routing Using a Variation of Distributed Recovery Block Approach [C]. IEEE Proceedings of Computers and Digital Techniques, 2000,147 (6):397-402
  • 8Ye T T , Benini L, De Micheli G. Analysis of power consumption on switch fabrics in network routers[C]. In: Proceedings of Design Automation Conference,June 2002. 524-529
  • 9张传顺,莫蓉,石胜友,常智勇,陈泽峰.基于遗传算法的制造网格资源调度方法研究[J].中国机械工程,2006,17(18):1916-1920. 被引量:12

二级参考文献6

共引文献11

同被引文献41

  • 1卢会超,李成友,孙明伟,储汝涛,李季.穿梭车系统在聚烯烃成品 自动化仓库中的适用性和可行性[J].物流技术与应用,2020,25(3):114-118. 被引量:1
  • 2许川佩,李智,莫玮.基于粒子群算法的时序电路测试生成[J].电子测量与仪器学报,2006,20(1):6-9. 被引量:6
  • 3吴春明,陈治,姜明.蚁群算法中系统初始化及系统参数的研究[J].电子学报,2006,34(8):1530-1533. 被引量:47
  • 4BJERREGAARD T,MAHADEVAN S. A survey of research and practices of network-on-chip[J]. ACM Computing Surveys, 2006,38 (1) : 1-51.
  • 5OGRAS U Y,HU J C,MARCULESCU R. Key resarch problems in NoC design: A holistie perspectiv [C]. Proceedings of the International Conference on Hardware/software Codesign and System Synthesis,New York Metropolitan area USA, 2005:69-74.
  • 6HU J ,MARCULESCU R. Energy-aware mapping for tile-based NoC architectures under performance constraints[C]. Proceedings of the 2003 Conference on Asia South Pacific Design Automation, Kitakyushu,2003:233-239.
  • 7WANG I-Iang-sheng, ZHU Xin-ping,PEH L S,et al. Orion:a power- performance simulator for interconnection networks [ C ]//Proc of the 35th Annual IEEE/ACM International Symposium on Microarchitec- ture. 2002:294-305.
  • 8BENINI L,MICHELI G D. Networks on chips: a new SOC paradigm [J]. IEEE Computer,2002,35( 1 ) :70-78.
  • 9GUERRIER P, GREINER A. A generic architecture for on-chip packet switched interconnections [ C ]//Proc of Design Automation and Test in Europe. 2000: 250-256.
  • 10SIOZIOS K, ANAGNOSTOPOULOS I, SOUDRIS D. A high-level mapping algorithm targeting 3D NoC architectures with multiple VDD [ C ]//Proc of IEEE Computer Society Annual Symposium on ISVL- SI. 2010:444-445.

引证文献6

二级引证文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部