期刊文献+

不同温度规范对微电子封装可靠性影响的研究 被引量:1

Study on effect of different temperature profiles on electronic packaging reliability
下载PDF
导出
摘要 使用Ansys有限元软件建立三维BGA封装模型,考虑在不同的保温时间和升降温时间情况下焊点的力学行为,并通过Darveaux的失效模型来计算并比较封装体的疲劳寿命。结果表明:对于焊点在温度循环过程中的疲劳寿命来说,保温时间的影响比升降温时间的影响大,保温时间超过20min之后对寿命的影响就很小了,说明温度循环测试的关键不应该在升降温时间而应该在保温时间上。 A 3-D modle of BGA package is established based on Ansys to investigate the mechanical behavior of solder by different dwell time and ramp time. The thermal cycle lives are calculated and compared according to Darveaux equations. Results demonstrate that solder joint fatigue life is more sensitive to dwell time than ramp time during thermal cycling. Increasing dwell time past 20min has a minimal effect on the lifetime. The focus of temperature cycling tests should not be upon ramp time ,but upon dwell time.
出处 《传感器与微系统》 CSCD 北大核心 2008年第4期68-70,73,共4页 Transducer and Microsystem Technologies
基金 广西自然科学基金资助项目(0339037)
关键词 保温时间 升降温时间 疲劳寿命 dwell time ramp time fatigue life
  • 相关文献

参考文献4

  • 1周萍,胡炳亭,周孑民,杨莺.热循环参数及基板尺寸对焊点可靠性的影响[J].电子元件与材料,2007,26(3):55-58. 被引量:8
  • 2Darveaux R, Banerji K, Mawer A, et al. Reliability of plastic ball grid array assembly [ J ]. Grid Array Technology, 1995,13 ( 2 ) : 379 --442.
  • 3Darveaux R. Effect of simulation methodology on solder joint crack growth correlation[ C ]//Proc IEEE Electronic Components and Technology Conf,2000 : 1048 --1058.
  • 4Blish R. Temperature cycling and thermal shock failure rate modeling[ C ]//Proc IEEE Reliability Physics Symp ,1997:110- 117.

二级参考文献11

  • 1Cheng Y,Qin Q H,Mai Y W.Nonlinear analysis of plastic ball grid array solder joints[J].J Mater Sci:Mater Electron,2001,12:667-673.
  • 2Kim D G,Kim J W,Jung S B.Evaluation of solder joint reliability in flip chip package under thermal shock test[J].Thin Solid Films,2006,504(1-2):426-430.
  • 3Kirsten W.Impact of FEM simulation on reliability improvement of package[J].Microelectron Reliab,1999,39:1079-1088.
  • 4Ikuo S,Hideo M,Yasumitsu O.Solder joint reliability evaluation of chip scale package using a modified Coffin-Manson equation[J].Microelectron Reliab,2004,44:269-274.
  • 5Pang J H L,Chong D Y R,Low T H.Thermal cycling analysis of Flip-Chip solder joint reliability[J].IEEE Trans Compon Packg Technol,2001,24(4):705-712.
  • 6Reichl H,Schubert A,Topper M.Reliability of flip chip and chip size packages[J].Microelectron Reliab,2000,40:1243-1254.
  • 7Masazumi A.Chip scale package (CSP) solder joint reliability and modeling[J].Microelectron Reliab,1999,39:463-477.
  • 8Masazumi A.Characterization of chip scale packaging materials[J].Microelectron Reliab,1999,39:1365-1377.
  • 9Wang G Z.The SnPb solder joint reliability research in electronic package[Z].Wanfang Data,1999.
  • 10Mercado L L,Sarihan V,Gao Y,et al.Impact of solder pad size on solder joint reliability in flip chip PBGA packages[J].IEEE Trans Adv Packg,2000,23:415.

共引文献7

同被引文献4

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部