期刊文献+

基于工艺随机扰动的非均匀RLC互连线串扰分析

Presence of Stochastic Process Variations Based Analysis of Crosstalk of Non-uniform RLC Interconnects
下载PDF
导出
摘要 提出一种基于工艺随机扰动的非均匀RLC互连线串扰分析方法;同时建立了互连线随机扰动模型。通过解耦技术将耦合非均匀互连线模型转化为独立互连线模型,从而简化了分析,并利用新的逼近模型对数值结果进行复频域的函数逼近,提高了算法精度。最后将算法应用到多根耦合互连线互连的情况,拓展了算法可计算的电路规模。实验结果表明算法可以对工艺随机扰动下的耦合互连线串扰进行有效评估。 A new method was proposed for the analysis of crosstalk of non-uniform RLC interconnects with stochastic process variations, and a stochastic perturbation model was proposed. The coupled non-uniform interconnects were decoupled into two independent interconnects, so the process of analysis was abbreviated. A new approximation model was used to approximate the digital results and the precision was improved. Finally, for expanding the size of circuit, this method was expanded to the case of more coupled interconnects. Experimental results show that the proposed method can evaluate the crosstalk of non-uniform interconnects effectively.
出处 《系统仿真学报》 EI CAS CSCD 北大核心 2008年第7期1876-1879,1933,共5页 Journal of System Simulation
关键词 随机扰动 非均匀互连线 复数拟合 RLC模型 解耦 stochastic perturbation non-uniform interconnects complex fitting RLC model decoupling
  • 相关文献

参考文献10

二级参考文献40

  • 1袁宝国,章文斌,冯培昌,靳炜.用MatLab仿真高阶RC模型的互连线特性[J].系统仿真学报,2004,16(6):1220-1221. 被引量:5
  • 2袁宝国,唐国春.互连线分布电路阶跃响应上升时间的精确推算[J].计算机仿真,2004,21(8):88-90. 被引量:2
  • 3[1]You H, Soma M. Crosstalk analysis of interconnect lines and packages in high speed integrated circuits[J]. IEEE Trans Circ Syst, 1990; 37(8) :1019-1026.
  • 4[2]Isaacs Jr J C, Strakhov N A. Crosstalk in uniformly coupled lossy transmission line [J]. Bell Syst Tech J, 1973; 52 (1): 101-111.
  • 5[3]Sakurai T. Closed-form expressions for interconnec tion delay, coupling and crosstalk in VLSI's [J]. IEEE Trans Elec Dev, 1993; 40 (1): 118-124.
  • 6[4]Eo Y, Eisenstadt W R, Jeong J Y, et al. A new onchip interconnect crosstalk model and experimental verification for CMOS VLSI circuit design [J]. IEEE Trans Elec Dev, 2000; 47 (1): 129-140.
  • 7[5]Davis J A, Meindl J D. Compact distributed RLC models for multilevel interconnect networks [A]. Proc IEEE Symp VLSI Circuits [C]. 1999. 167-168.
  • 8[6]Kahng A B, Muddu S. An analytical delay model for RLC interconnects [J]. IEEE Trans CAD, 1997; 16(12): 1507-1514.
  • 9[7]Vlach J, Singhal K. Computer methods for circuit analysis and design [M]. New York: Van Nostrand Reinhold. 1983.
  • 10[8]Ismail Y I, Friedman E G, Neves J L. Figures of merit to characterize the importance of on-chip induc tance [J]. IEEE Trans VLSI Syst, 1999; 7(4): 442- 449.

共引文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部