期刊文献+

IP可重用的AMBA AXI总线验证平台设计与实现 被引量:8

Design and implementation of IP-reused AMBA AXI bus verification platform
下载PDF
导出
摘要 总线结构和互联是SoC设计的核心,因此基于总线的验证成为SoC功能验证的重点和难点。针对AMBA AXI总线的特点以及验证平台可重用性的要求,提出了一种基于IP可重用的、层次化的AMBAAXI总线协议的验证架构,并给出了该架构下激励生成、自检测及覆盖率分析机制。实验结果表明,该架构适用于各种基于AXI总线结构的IP和SoC的验证,能达到较理想的覆盖率,并且具有很好的收敛性。 Bus intercormection structure is the core of SoC design, so bus verification becomes the focal point of SoC verification. According to AMBA bus characteristics, a hierarchical and IP-reused AMBA bus verification platform is proposed which complied AMBA bus protocol to achieve reusability. An effective mechanism is also introduced for stimulus generating, self-check and coverage analysis on the platform. Experiments show that this verification platform is applicable to various SoC and IPs verifications based on the standard AMBA bus protocol. Furthermore, expected coverage and convergence are achieved.
出处 《计算机工程与设计》 CSCD 北大核心 2008年第7期1713-1715,1753,共4页 Computer Engineering and Design
基金 国家863高技术研究发展计划基金项目(2002AA110010) 国家自然科学基金项目(60603049) 中国科学院知识创新工程重大基金项目(KGCX1-SW-09)
关键词 系统集成芯片 总线功能模型 断言 代码覆盖率 功能覆盖率 SoC BFM assertion code coverage functional coverage
  • 相关文献

参考文献3

二级参考文献28

  • 1International technology roadmap for semiconductors [OL].http:∥public. itrs. net, 2003.
  • 2Yang Wooseung, Chung Moo-Kyeong. Current status and challenges of SoC verification for embedded system market [ A].In: Proceedings of IEEE International Systems-on-Chip,Portland, 2003. 213~216.
  • 3Zhang Yuhong. A system verification environment for mixedsignal SoC design based on IP bus [A]. In: Proceedings of the5th International Conference on ASIC 2003, Beijing, 2003, 1:278~281.
  • 4Choi Hoon. Formal verification of an industrial system-on-a-chip[A]. In: Proceedings of 2000 International Conference on Computer Design, Austin, Texas, 2000. 453~458.
  • 5Wang Bin, Lin Zhenghui. Formal verification of embedded SoC[A]. In: Proceedings of the 4th International Conference on ASIC, Shanghai, 2001. 769~772.
  • 6Wadekar S A. ART level verification method for SoC design[A]. In: Proceedings of IEEE International Systems-on-Chip,Portland, 2003. 29~32.
  • 7Benjamin M, Geist D. A study coverage-driven test generation[A]. In: Proceedings of the 36th Design Automation Conference, New Orleans, Louisiana, 1999. 970~975.
  • 8Gluska A. Coverage-oriented verification of banias [A]. In:Proceedings of the 40th Design Automation Conference,Anaheim, CA, 2003. 280~285.
  • 9Buch J R, Clarke E M. Symbolic model checking for sequential circuit verification [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, 13(4): 401~ 424.
  • 10Roy S K, Iwashita H, Nakata T. Formal verification based on assume and guarantee approach: A case study [A] In:Proceedings of Asia and South Pacific Design Automation Conference, Yokohama, 2000. 77~80.

共引文献77

同被引文献57

引证文献8

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部