期刊文献+

Effect of High-Gate-Voltage Stress on the Reverse Gated-Diode Current in LDD nMOSFET’s 被引量:2

高栅压电子注入损伤对产生电流的影响(英文)
下载PDF
导出
摘要 The reverse generation current under high-gate-voltage stress condition in LDD nMOSFET's is studied. We find that the generation current peak decreases as the stress time increases. We ascribe this finding to the dominating oxide trapped electrons that reduce the effective drain bias, lowering the maximal generation rate. The density of the effective trapped electrons affecting the effective drain bias is calculated with our model. 用反向GD法研究了高栅压应力下的LDD nMOSFET中的损伤情况.发现这种应力下产生电流峰值随着应力时间的增大变小,峰值变小和氧化层中负陷阱电荷增大的趋势一致.峰值变小是由于应力中氧化层陷阱电子起主导作用,从而减小了漏电压的有效作用,使得产生率最大值变小.应用这种新模型定量得出了影响漏电压的等效电荷密度.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2008年第5期875-878,共4页 半导体学报(英文版)
基金 国家自然科学基金资助项目(批准号:60376024)~~
关键词 generation current high gate voltage stress trapped electron 产生电流 高栅压应力 陷落电子
  • 相关文献

参考文献1

二级参考文献18

  • 1Chen J H, Wong S C and Wang Y H 2001 IEEE Trans. Electron Devices 148 2746.
  • 2Ma X H, Hao Y, Wang J P, Cao Y R and Chen H F 2006 Chin. Phys. 15 2742.
  • 3Cheng S M, Yih C M, Yeh J C, Kuo S N and Chung S S 1997 IEEE Trans. Electron Devices 44 1908.
  • 4Liu H X, Hao Y, Hawkins I D and Peaker A R 2005 Chin. Phys. 14 1644.
  • 5Zhang J F, Zhao C Z, Chen A H, Groeseneken G and Degraeve R 2004 IEEE Trans. Electron Devices 51 1267.
  • 6Han K M and Sah C T 1998 IEEE Trans. Electron Devices 45 1624.
  • 7Heremans P, Bellens R, Groesenken G and Maes H E 1988 IEEE Trans. Electron Devices 35 2194.
  • 8Ang D S 2001 IEEE Electron Device Letters 22 553.
  • 9Bellens R, Heremans P, Groesendken G and Maes H E 1988 IEEE Electron Device Letters 9 232.
  • 10Ma Z J, Lai P T and Cheng Y C 1993 IEEE Trans. Electron Devices 40 125.

同被引文献16

  • 1陈海峰,郝跃,马晓华,唐瑜,孟志琴,曹艳荣,周鹏举.超薄栅下LDD nMOSFET器件GIDL应力下退化特性[J].物理学报,2007,56(3):1662-1667. 被引量:6
  • 2Noble Wendell P,Voldman Steven H,BryantAndres.The effects of gated field on the leakagecharacteriscs of heavily doped junction[J].IEEETranscations on Electrons on Electron Devices,1989,36(4):720-726.
  • 3Carver G P,Buehler M G.The Development of TestStructures for Characterization of Fabrication andPerformance of Radiation-hardened CCD Imagers[M].Washington DC:National Bereau of Standards,1979,NSSIR 79-1744.
  • 4Lawrence R K,Ioannou D E,Jenkins W C,et al.Gated-diode characterization of the back-channelinterface on irradiated SOI wafers[J].IEEETransactions on Nuclear Science,2001,48(6):2140-2145.
  • 5Czerwinski A,Simoen E,Poyai A,et al.Gated-diodestudy of corner and peripheral leakage current in high-energy neutron irradiated silicon P-N junction[J].IEEE Transaction on Nuclear Science,2003,50(2):228-287.
  • 6Chung Steve S.Process and device reliabilitycharacterization techniques for advanced CMOStechnology:the issues and methodologies[C].ProcIEEE 2004 Int Conference on Microelectronic TestStructures,2004:93-97.
  • 7Chung Steve S,Lo D K,Yang J J,et al.Localicationof NBTI-induced oxide damage in direct tunnelingregime gate oxide pMOSFET using a novel low gate-leakage gated-diode(L2-GD)method[C].IEDM,2002:513-516.
  • 8Lawrence R K, Ioannou D E, Jenkins W C, et al. Gated-diode characterization of the back-channel interface on irradiated SOI wafers [J]. IEEE Transac-tions on Nuclear Science, 2001, 48(6): 2140-2145.
  • 9Grove A S, Fitzgerald D J. Surface effects on p-n junctions: characteristics of surface space charge regions under nonequilibrrium conditions[J]. Solid State Electron, 1966, 9(8):783-806.
  • 10James Pan. The gate-controlled diode high-frequency and quasi-static C-V techniques for characterizing advanced vertical trenched power MOSFET [J]. IEEE Trans, Electron Devices, 2009, 56(6) : 1350-1354.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部