期刊文献+

基于符号模拟和变量划分的SAT算法 被引量:3

SAT Algorithm Based on Symbolic Simulation and Variable Partitions
下载PDF
导出
摘要 针对SAT算法中回溯次数较多的问题,采用基于符号模拟和变量划分的方法来解决其不足。基于符号模拟和变量划分的SAT算法将一个较大的CNF分解为两个子集,每个子集所包含的变量又划分为两个互不相交的子集,仅对那些无法判断的子集,赋以符号值,从而限定了赋予符号值的变量范围,即可减少算法的回溯次数,又能降低内存占用率。理论及实验结果均证明,该算法是合理且有效的。 To solve the problem that SAT solvers usually has excessive backtraces during assigning binary values to an unassigned variables, a new SAT solver based on symbohc simulation and variable partition, which lower not only the number of backtrack but the memory blow-up, was presented. The SAT solver partitions a big CNF into two smaller subset A and B, then divides the set of variables into three disjoint set. Through the constraint that the symbolic values are only assigned to the variable in the set which occur in both A and B, the symbolic simulation-based SAT solver get both the low backtrack number and memory occupation. Experimental result showed the SAT solver is sound and efficient.
出处 《四川大学学报(工程科学版)》 EI CAS CSCD 北大核心 2008年第3期121-125,共5页 Journal of Sichuan University (Engineering Science Edition)
基金 国家自然科学基金资助项目(60373113) 国家973计划资助项目(2004CB318000)
关键词 SAT 符号模拟 合取范式 变量划分 SAT symbolic simulation CNF variable partitions
  • 相关文献

参考文献10

  • 1Bryant R E. Graph-based algorithms for Boolean function manipulation[ J]. IEEE Transactions on Computers, 1986, C-35 (8) : 677 -691.
  • 2Bryant R E. Symbolic Boolean manipulation with ordered binary-decision diagrams[J]. ACM Computing Surveys, 1992, 24(3) :293 -318.
  • 3Prasad M R, Biere A, Gupta A. A survey of rencent advances in SAT-based formal verification[J]. Intl Jottrnal on Software Tools for Technology Transfer, 2005, 7 (2): 156 - 173.
  • 4Biere A, Cimatti A, Clarke E M, et al. Symbolic model checking using SAT procedures instead of BDDs[ C ]//Pro of the 36^th Design Automation Conference, 1999:317 - 320.
  • 5Liberatore P. On the complexity of choosing the branching literal in DPLL[ J]. Artificial InteUigence,2000,116(1-2) : 315 -326.
  • 6Moskevicz M H ,Madigan C F , Zhao Y,et al. Chaff: Engineering and efficient SAT solver[ C]//Pro of 38^th Design Automation Conference, 2001:530 - 535.
  • 7Seger C-J H, Jones R B,O'Leary J W,et al. An industrially effective environment for formal hardware verification [ J ]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2005,24(9) :1381 -1405.
  • 8Wilson C, Dill D L, Bryant R E. Symbolic simulation with approximate values[C ]//The 3^rd Intemat/onal Conference on Formal Methods in Computer-Aided Design. 2000:470-485.
  • 9Zeng Z,Talupuru K R,Ciesielski M. Functional test generation based on word-level SAT[J]. Journal of Systems Architecture, 2005,51(8) :488 - 511.
  • 10Chauhan P, Clarke E M,Kroenlng D. A SAT-based algorithm for reparameterization in symbolic simulation[ C]//Proc Design Automation Conference. 2004:524 - 529.

同被引文献28

  • 1陈先勇,徐伟俊,杨鑫,夏宇闻.SystemVerilog断言及其应用[J].中国集成电路,2007,16(9):19-24. 被引量:4
  • 2刘卓军,吴尽昭.集成电路验证技术[J].中国基础科学,2007(3):11-14. 被引量:3
  • 3Anand L, Souza D, Hsiao M S. Error Diagnosis of Sequential Circuits Using Region - Based Model[A]. Proceedings of IEEE VLSI Design Conference[C]. 2001 : 103 - 108.
  • 4Shi- Yu Huang. Speeding up the Byzantine Fault Diagnosis Using Symbolic Simulation[A]. 20th IEEE VLSI Test Symposium[C]. 2002.
  • 5Boppana V,Mukherjee R,Jain J,et al. Multiple Error Diagnosis Based on Xlists[A]. Proceedings of Design Automation Conference[C]. 1999: 100 - 110.
  • 6Nandini Sridhar, Hsiao M S. On Efficient Error Diagnosis of Digital Circuits[A]. Proceedings of International Test Conference[C]. 2001 : 678 - 687.
  • 7Li Guanghui,Shao Ming, Li Xiaowei. Design Error Diagnosis Based on Verification Techniques [A]. Proceedings of the 12th Asian Test Symposium[C]. 2003:7 081 - 7 735.
  • 8Jain A, Boppana V, Mukherjee R, et al. Verification and Diagnosis in the Presence of Unknowns[A]. 18th VLSI Test Symposium[C]. 2000 : 263 - 269.
  • 9Smith A,Veneris A,Viglas A. Design Diagnosis Using Boo- lean Satisfiability[A]. ASPDAC[C]. 2004:218- 223.
  • 10Prasad M R,Biere A,Gupta A. A Survey of Rencent Advances in SAT - based Formal Verification[J]. Int'l Journal on Software Tools for Technology Transfer ,2005,7(2) :.156 - 173.

引证文献3

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部