1A. Khoche, J. Rivoir. I/O Bandwidth Bottleneck for Test: Is it real?[A]. Proceedings of International Workshop Test Resource Partitioning,Atlantic City, NJ, USA. 2000,2.3-1-2. 3-6.
3A Jas, N.A. Touba. Test Vector Compression via Cyclical Scan Chain and Its Application to Testing Core-Based Designs[A]. Proceedings of IEEE International Test Conference. Washington, DC, USA. 1998,458-464.
4A. Chandra,K. Chakrabarty. System-on-a-chip Test Data Compression and Decompression Architectures Based on Golomb Codes [J]. IEEE Transactions on CAD of Integrated Circuits and System, 2001,20(3) ,355-368.
5A. Chandra,K. Chakrabarty. Frequency-directed Run Length (FDR) Codes with Application to System-on-a-chip Test Data Compression [A]. Proceedings of VLSI Test Symposium. Marina Del Rey, California, 2001,42-47.
1Chandra A, Chakrabarty K. System-on-a chip test data compression and decompression architectures based on Golomb codes [J]. IEEE Transactions on CAD of Integrated Circuits and System, 2001, 20(3): 355～368
2Chandra A, Chakrabarty K. Frequency-directed run length(FDR) codes with application to system-on-a-chip test data compression [A]. In: Proceedings of VLSI Test Symposium,Marina Del Rey, California, 2001. 42～47
3Chandra A, Chakrabarty K. Reduction of SOC test data volume, scan power and testing time using alternating run-length codes [A]. In: Proceedings of Design Automation Conference,New Orleans, Louisiana, 2002. 673～678
4Chandra A, Chakrabarty K. How effective are compression codes for reducing test data volume? [A]. In: Proceedings of VLSI Test Symposium, Monterey, California, 2002. 91～96
5Kay D, Mourad S. Interactive built-in self-test compression for testing a system-on-a-chip [J]. IEE Proceedings Computer & Digital Technique, 2003, 150(4): 189～ 199
6Xu L, Sun Y, Chen H. Scan solution for testing power and testing time [A]. In: Proceedings of International Test Conference, Baltimore, Maryland, 2001. 652～659
7Sinanoglu O, Orailoglu A. A novel scan architecture for powerefficient, rapid test [A]. In: Proceedings of International Conference on Computer-Aided Design, San Jose, California,2002. 299～ 303
8Sinanoglu O, Bayraktaroglu I, Orailoglu A. Reducing average and peak test power through scan chain modification [J].Journal of Electronic Testing: Theory and Applications, 2003,19(4): 457～467
9Luo Zuying, Li Xiaowei, Li Huawei, et al. Test power optimization techniques for CMOS circuits [A]. In: Proceedings of the 11th Asian Test Symposium, Guam, 2002. 332～338
10Hamzaoglu I, Patel J H. Test set compaction algorithms for combinational circuits [A]. In: Proceedings of International Conference on Computer-Aided Design, San Jose, California,1998. 283～ 289
