期刊文献+

5Gb/s光接收机前端放大电路的设计 被引量:2

Design of 5 Gb/s Front-End Amplifier of Optical Receiver
下载PDF
导出
摘要 利用SMIC0.18μm CMOS工艺设计了适用于同步数字光纤传输系统SONET OC-96(5Gb/s)的光接收机前端放大电路.跨阻放大器(TIA)采用全差分结构,利用震荡反馈技术和可调节共源共栅(RGC)结构来增加其带宽.限幅放大器(LA)采用有源电感反馈和改进的Cherry-Hooper以获得高的增益带宽积.HSPICE仿真结果表明光接收机前端放大电路具有92dBΩ的中频增益,3.7GHz的-3dB带宽,对于输入电流峰峰值从4μA到50μA变化时,50Ω负载线上的输出眼图限幅在550mV,核心电路功耗为60mW. An optical receiver front-end for SONET OC-96 system was analyzed and designed in a SMIC 0.18μm CMOS process. The transimpedance amplifier (TIA) takes a fully differential configuration, feedback oscillation technique, and regulated cascode (RGC) input stage for bandwidth enhancement. The limiting amplifier(L/k) uses active inductor peaking and modified Cherry-Hooper schemes to pull up the high-frequency band. The front-end circuit achieved 3.7GHz bandwidth, 92dB voltage gain and dissipates 60mW from 1.8V power supply. A good eye diagram can be achieved with constant 550mV output swing.
作者 白涛 韩良
出处 《微电子学与计算机》 CSCD 北大核心 2008年第5期189-192,共4页 Microelectronics & Computer
关键词 前端放大电路 跨阻放大器 限幅放大器 可调节共源共栅 有源电感 Cherry-Hooper front-end Amplifier TIA LA RGC active inductor Cherry-Hooper
  • 相关文献

参考文献5

  • 1Baker S B, Toumazou C. Low noise CMOS common gate optical preamplifier using active feedback [ J ]. Electronics Letters, 1998,34(3) :2235 - 2237.
  • 2Cheng-Ta Chan, Chen Oscal T C. A 10-Gb/s CMOS optical receiver using modified regulated cascade scheme [ J ]. Circuits and System. 2005(1):171 - 174.
  • 3Huang Huei -Yan, Chien Jun - Chau, Lu Liang - Hung. A 10 - Gb/s inductorless CMOS limiting amplifier with third - order interleaving active feedback[J]. IEEE Journal of Solid-State Circuits, 2007, 42(5):111 - 120.
  • 4施丹,李征帆,毕涵.一种4GHz、23dB CMOS宽带限幅放大器的设计与实现[J].微电子学与计算机,2005,22(4):53-56. 被引量:4
  • 5徐跃.12Gbit/s用于光纤传输系统的0.5μm SiGe HBT限幅放大器[J].微电子学与计算机,2006,23(7):93-95. 被引量:3

二级参考文献12

  • 1S Hara, T Tokumitsu, T Tanaka, and M Aikawa. Broadband monolithic Microwave Active Inductor and Its Application to Miniaturized Wide-band Amplifiers. IEEE Trans.Microwave Theory Tech., 1988, 36:1920~1924.
  • 2Kolding T E. On-wave Calibration Techniques for Gigahertz CMOS Measurement. Microelectronics Test Structures, 1999.ICMTS 1999. Proceeding of 1999 International Conference on, 15-18 March 1999: 105~110.
  • 3Hee-Tae Ahm, David J Allstot. A 0.5 -8.5GHz Fully-Differential CMOS RF Distributed Amplifier. IEEE J. Solid-State Circuits, 2002, 37.
  • 4Mark Ingels and Michel S J. A 1-Gb/s 0.7-μm CMOS Optical Receiver with Full Rail-to-Rail Output Swing.IEEE Journal of Solid-state Circuits, 1999.
  • 5Eduard Sackinger and Wilhelm C Fischer. A 3-GHz 32-dB CMOS Limiting Amplifier for SONET OC-48 Receivers. IEEE Journal Of Solid-State Circuits, December2000, 35(12): 1884.
  • 6Zhi-Gong Wang,Berroth M Hurm V.17GHz-band Width 17dB-gain 0.3μ m-HEMT Low-power Limiting Amplifer.In Dig.Tech.Symp.VLSI Circuits,1995:97~98
  • 7ASHBURN P.Materials and Technology Issues for SiGe Hetero-junction Bipolar Tansistors[J].Materials Science in Semiconductor Processing,2001,4:521~527
  • 8Yuriy M.Greshishchev,Peter Schvan.A 60dB-gain,55dB -Dynamic Range,10Gb/s Broadband SiGe HBT LimitingAmplifer.IEEE Journal of Solid-State Circuits,1999,34(11):1914~1920
  • 9T Masuda,K Ohhata,K Imai,R Takeyari,K Washio A Wide Dynamic Range 1K Transimpedance Si Bipolar Preamplifier IC for 10-Gb/s Optical Fiber Links.in Proc.1997:319~322
  • 10陶蕤,王志功,刘军,陈海涛.SDH系统STM-16速率级CMOS限幅放大器[J].光电子.激光,2000,11(2):120-122. 被引量:9

共引文献3

同被引文献12

  • 1张家川,刘伯安.高速多电平LVDS收发器设计[J].微电子学与计算机,2007,24(4):69-71. 被引量:8
  • 2Tanabe A, Umetani M, Fujiwara I, et al. 0.18psn CMOS 10- Gb/s multiplexer/ demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation [J]. IEEE J Solid-State Circuits, 2001, 36(6):988- 996.
  • 3Mounir Meghelli, Alexander V Rylyakov, Lei Shah. 50- Gb/s SiGe BiCMOS 4:1 multiplexer and 1:4 demultiplexer for serial communication systems [J]. IEEE J Solid- State Circuits, 2002, 37(12) :1790 - 1794.
  • 4Ding Jingfeng, Wang Zhigong, Zhu En, et al. 12Gb/s 0. 25pro CMOS lowpower 1- 4 demultiplexer [ J ]. Chinese Journal of Semiconductors, 2006, 27(1): 19-23.
  • 5Wang Gui, Wang Zhigong, Wang Huan, et al. 20Gb/s 1: 2 dernultiplexer in 0.18μm CMOS[J]. Chinese Journal of Semiconductors, 2005, 26(10) : 1881 - 1885.
  • 6Behazd R. Design of integrated circuits for optical communications[M]. New York: McGraw-Hill, 2003.
  • 7Park S M, Yoo H J. 1. 25Gb/s regulated cascade CMOS transimpedance amplifier for gigabit Ethemet applications [J]. IEEE J. Solid State Circuit, 2004,39 (1) : 112- 121.
  • 8Behzad R, Sherif Galal. 10-Gb/s limiting amplifier and laser/modulator driver in 0. 18-ban CMOS technology[J]. IEEE J. Solid State Circuit, 2003,38(12) :2138-2146.
  • 9Chen Weizen, Lin Dashin. A 90-dBΩ 10-Gb/s optical receiver analog front-end in a 0. 18-prn CMOS technology[J]. IEEE J. Solid State Circuit, 2007,15(3): 358-364.
  • 10Eduard Sackinger, Wihelm C. Fischer. A 3-GHz 32-dB limiting amplifier for SONET OC-48 receivers[J]. IEEE J. Solid State Circuit, 2000,35(12) :1884-1888.

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部