期刊文献+

高级加密标准S盒的ASIC实现 被引量:2

ASIC implementation of AES SBoxes
下载PDF
导出
摘要 S盒在AES中占有至关重要的地位,在AES的硬件实现过程中,S盒的实现直接决定了它的性能和实现代价。传统实现方法是利用查表的方法,这种实现方法经综合工具处理后,利用率只有25%左右,实现性能很低。给出了高级加密标准的S盒的一种硬件实现,用纯逻辑算法实现了S盒。这种实现方法与一般的查表实现方法相比较,版图时的利用率大大提高,一般用该方法可以到达70%。 Sbox is the most important part of the advanced encryption standard. The implementation of the Sbox determines the performance of the AES. Usually, look-up-table method is used in implementation of Sbox. But the utilization of placement of the method is very low. A hardware implementation of the S-Boxes from the advanced encryption standard (AES) is presented. The SBoxes substitute an 8-bit input for 8-bit output and are based on operation in the finite field GF (2m). The result show that a calculation of this function with combinational logic. Compared to traditional methods, the method increases the utilization of placement from 25% to 75%.
作者 韩维维
出处 《计算机工程与设计》 CSCD 北大核心 2008年第9期2222-2223,共2页 Computer Engineering and Design
关键词 高级加密标准 专用集成电路 利用率 版图 逻辑实现 advanced encryption standard application specific integrated circuit placement utility logic implementation
  • 相关文献

参考文献8

  • 1NIST, Advanced encryption standard (AES), FIPS PUBS197 [EB/OL]. http://csrc.nist.gov/publications/fips/fips 197/tips- 197.pdf.
  • 2Wolkerstorfer J. An ASIC implementation of AES SBoxs[C]. CT-RSA 2002,LNCS 2271. Berlin: Springer-Verlag,2002:67-78.
  • 3Rouvroy G. Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications[C]. Proceedings of the International Conference on Information Technology: Coding and Computing,2004:583-587.
  • 4Jarvinen M Tommiska, Skytta J. A fully pipelined memoryless 17.8 Gbps AES-128 encryptor [C]. Proceedings of the ACM/ SIGDA Eleventh International Symposium on Field Programmable Gate Arrays, 2003:207-215.
  • 5Patterson C. High performance DES encryption in Virtex FPGAs using Jbits[C]. IEEE Symposium on Field-Programmable Custom Computing Machines, 2000:113-121.
  • 6Rodriguez-Hemiquez F, Saqib N A, Diaz-Perez A. A 4.2 Gbit/s single-chip FPGA implementation of AES algorithm[J]. Electronics Letters, 2003,39(15): 1115-1116.
  • 7Chodowiec P, Khuon P, Gaj K. Fast implementations of secretkey block ciphers using mixed inner- and outer-round pipelining [C]. Proceedings of the ACM/SIGDA Ninth International Symposium on Field Programmable Gate Arrays, 2001:94-102.
  • 8Morioka S, Satoh A. An optimized S-box circuit architecture for low power AES design[C]. The 4th International Workshop on Cryptographic Hardware and Embedded Systems, LNCS 2523, 2002:172-186.

同被引文献9

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部