期刊文献+

基于锁相环快速跳频源的设计 被引量:2

A Research of Fast Frequency Hopping Synthesizers based on PLL
下载PDF
导出
摘要 简要介绍了跳频通信技术发展概况及其用到的关键技术,说明了锁相环的基本原理,介绍了组成部件的基本特点。然后从相位角度分析了锁相环环路模型,给出了相位传递函数;再分析环路带宽并推导了与其有关参数的关系式,从而推出加快频率锁定关键技术的原理。最后详细说明了实现快速跳频的原理,并以ADF 4193芯片为例作,对环路带宽的设计做了说明,并给出了测试结果。 The developing situation of Frequency hopping communication technical and its main technique are briefly introduced. Based on that, the main research content of frequency hopping synthesizers is brought forward. Then we briefly explain the basic theory of Phase Locked Loop (PLL) and the basic characteristic of its components' Following that, from the phase point of view, we analysis the loop model of PLL and the phase transfer functions we also deduce the connection between the loop bandwidth and other parameters. At last, we taking the ADF4193 as an example explain the realization method of Fast Frequency Hopping Synthesizers in details, and the test results is given out.
出处 《火力与指挥控制》 CSCD 北大核心 2008年第5期137-140,147,共5页 Fire Control & Command Control
关键词 快速跳频源 锁相环 ADF4193 fast frequency hopping synthesizers ,PLL, ADF4193
  • 相关文献

参考文献4

  • 1孙占学.跳频电台频率合成器的设计与分析[D].天津:天津大学出版社,2004.
  • 2张爱桦,宣小英.L波段小步进频率合成器的设计[J].无线电工程,2005,35(8):14-16. 被引量:2
  • 3Zanchi C,Samori S L,Lacaita A L. A 2-V 2.5-GHz- 104-dBc/Hz at 100 kHz Fully Integrated VCO with Wide-band Low Noise Automatic Amplitude Control Loop[J]. IEEE J. Solid-State Circuits, 2001,36(3):611-619.
  • 4Young I',Mar M,Bhushan B. A 0.35 m CMOS 3- 880 MHz PLL N/2 Clock Multiplier and Distribution Network with Low Jitter for Microprocessors[J]. in ISSCC Dig. Tech, 1997,30(4):330-331.

二级参考文献4

  • 1王庆生 王宇光.快速、低相噪、低杂散的频率合成器研究[C]..浙江:中国电子学会电子对抗分会第十一届学术年会论文集[C].,2002..
  • 2AD9854 DDS Technical Data Sheet. Analog Devices, 2002.
  • 3SP8855E 2.8GHz Parallel Load Professional Synthesizer.MITEL Semiconductor, 1996.
  • 4张玉兴,彭清泉.DDS的背景杂散信号分析[J].电子科技大学学报,1997,26(4):362-365. 被引量:32

共引文献1

同被引文献9

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部