期刊文献+

多核并行测试系统研究 被引量:9

Study on a Parallel Test System Based on Multi-Core
下载PDF
导出
摘要 针对传统测试程序在并行测试中效率提升不明显的问题,结合测试流程提出了基于任务、数据、数据流的3种分解方法,以解决测试中的可并行性分解问题.将大幅增加了并行能力的多核(MCP)技术引入并行测试平台,使得任务并行度的实时性进一步得以提升,进而提出了基于工作量的并行测试任务调度策略,优化了MCP平台的测试流程与任务调度,解决了单核测试程序对MCP技术利用率不高的问题.实验结果表明,基于MCP的测试平台较之单核平台的测试效率可提升30%-50%. The efficiency of the parallel test is limited with the traditional test program. Three decomposed methods, which are based on missions, data and data flows, are brought forward to solve the problem of the parallel decomposition in test processes. The multi-core technology is introduced into the field of the parallel test, and it improves the real-time capability of test task with its parallel ability. The schedule strategy based on the task amount is advanced to optimize the test flow and the task schedule of MCP system, and solves the problem that single-core program couldn't utilize MCP technology effectively. The experiment results show that the performance of the plat based on MCP is enhanced about 30%-50% against the single-core plat.
出处 《西安交通大学学报》 EI CAS CSCD 北大核心 2008年第6期683-687,共5页 Journal of Xi'an Jiaotong University
基金 总装"十一五"重点预研资助项目(51317030103)
关键词 多核 并行测试 测试程序 并行调度策略 multi-core parallel test test process parallel schedule strategy
  • 相关文献

参考文献11

  • 1ZHU Xiaoping, XIAO Mingqing. Modeling on parallel test system based on object-oriented [C]//Proceedings of Instrumentation and Measurement Technology Conferenee. Piseataway, NJ, USA: IEEE, 2005: 2076- 2081.
  • 2KALOGEROPULOS S, RAJAGOPALAN M, TIRUMALAI P. Processor aware anticipatory prefetching in loops [C]//Proceedings of the 10th International Conference on High-Performance Computer Architecture. Los Alamitos, CA, USA:IEEE Computer Society, 2004:106-117.
  • 3AKHTER S, ROBERTS J. Multi-core programming [M]. Hillsboro, OH, USA: Inter Press Business Unit, 2004:9-11.
  • 4ADL-TABATABAI A R, HUDSON R L, SUBRAMONEY S. Prefetch injection based on hardware monitoring and object metadata [C] // Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation. New York, USA: ACM, 2004:267-276.
  • 5CHOI S, KOHOUT N, YEUNG D. A general framework for prefetch scheduling in linked data structures and its application to multi-chain prefetching[J].ACM Transactions on Computer Systems, 2004, 22(2):214-280.
  • 6KIM D, SHEN J P, GIRKAR M. Physical experimentation with prefetching helper threads on Intel' s hyper-threaded processors[C]//Proceedings of the International Symposium on Code Generation and Optimization. Los Alamitos, CA, USA: IEEE Computer Society, 2004 : 27-38.
  • 7KUSISK A. Decomposition of the design process [J]. ASME Transactions: Journal of Mechanical Design, 1993,115(4) : 687-695.
  • 8MAHESWARAN M, SIEGEL H J. A dynamic matching and scheduling algorithm for heterogeneous computing systems [C]// Proceedings of 7th Heterogeneous Computing Workshop. Los Alamitos, CA, USA: IEEE Computer Society, 1998 : 57-69.
  • 9ALHUSAINI A H, PRASANNA V K, RAGHAV- ENDRA C S. A framework for mapping with resource co-allocation in heterogeneous computing systems [C]// Proceedings of Heterogeneous Computing Workshop. Los Alamitos, CA, USA.. IEEE Computer Society, 2000 : 273-286.
  • 10PARKHURST J, DARRINGER J, GRUNDMANN B. From single core to multi-core preparing for a new exponential [C]// The International Conference on Computer Aided Design. San Jose, CA, USA: IEEE CASS/CANDE, 2006: 67-72.

同被引文献69

引证文献9

二级引证文献38

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部