期刊文献+

考虑性能优化的冗余金属填充算法 被引量:1

Performance Aware Dummy Fill Insertion
下载PDF
导出
摘要 冗余金属填充改善了化学机械抛光对于金属和介质表面平坦化的均匀性,却大大地影响了互连线性能.提出一种性能优化的冗余金属填充算法,可减少对关键线网的时延影响.该算法利用扫描线算法找到填充区域,根据线网关键度将填充区域分类,按照优先级对填充数量进行分配,对每个填充区域采用解析式沙漏模型进行冗余金属插入.实验结果表明,该算法在减少冗余金属填充对关键线网的时延影响方面比传统的填充算法平均减少15%. Dummy fill insertion for chemical mechanical polishing (CMP) enhances the planarization of wafer surface. However, it causes significantly varying impact on the circuit performance. A performance aware dummy fill insertion algorithm for reducing the coupling effects on critical nets is presented. First, sweep line algorithm is used to find fill regions of each tile on the layout. Secondly, the fill regions are classified according to the criticality of the surrounding net segments. Then the fill amount of each fill region is reassigned based on its class. Finally, analytical hourglass-shape fill patterns are inserted in each fill region. Experimental results show that the proposed algorithm can reduce the delay of net by 15% on average than the traditional algorithm.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2008年第6期724-729,共6页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60776026)
关键词 VLSI 化学机械抛光 冗余金属填充 性能优化 关键线网 VLSI chemical mechanical polishing dummy fill insertion performance optimization critical net
  • 相关文献

参考文献15

  • 1Kahng A B, Robins G, Singh A, et al. Filling algorithms and analyses for layout density control [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999, 18(4):445-462
  • 2Chen Y, Kahng A B, Robins G, etal. Area fill synthesis for uniform layout density [J]. IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 2002, 21 (10) : 1132-1147
  • 3Stine B E, Boning D S, Chung J E, et al. The physical and electrical effects of metal-fill patterning practices for oxide chemical-mechanical polishing processes [J]. IEEE Transactions on Electron Devices, 1998, 45(3): 665-679
  • 4Lee W S, Lee K H, Park J K, et al. Investigation of the capacitance deviation due to metal-fills and the effective interconnect geometry modeling [C] //Proceedings of the 4th International Symposium on Quality Electronic Design, San Jose, California, 2003:373-376
  • 5Park J K, Lee K H, Lee J H, et al. An exhaustive method for characterizing the interconnect capacitance considering the floating dummy-fills by employing an efficient field solving algorithm [C] //Proceedings of International Conference on Simulation of Semiconductor Processes and Devices, Kobe, 2002: 98-101
  • 6Kahng A B, Samadi K, Sharma P. Study of floating fill impact on interconnect capacitance [C] //Proceedings of the 7th International Symposium on Quality Electronic Design, San Jose, California, 2006: 691-696
  • 7Sinha D, Luo J F, Rajagopalan S, et al. Impact of modern process technologies on the electrical parameters of interconnects [C] //Proceedings of the 20th International Conference on VLSI Design, Bangalore, 2007:875-880
  • 8Kurokawa A, Kanamoto T, Ibe T, et al. Efficient dummy filling methods to reduce interconnect capacitance and number of dummy metal fills [J]. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2005, E88-A(12): 3471-3478
  • 9Chen Y, Gupta P, Kahng A B. Performance-impact limited area fill synthesis [C]. //Proceedings of Design Automation Conference, Anaheim, California, 2003:22-27
  • 10Xiang H, Deng L, Puri R, etal. Dummy fill density analysis with coupling constraints [C] //Proceedings of ACM/IEEE International Symposium on Physical Design, Austin, Texas, 2007, 3-9

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部