期刊文献+

一种新数字锁相环 被引量:2

A Novel Phase Locked Loop
原文传递
导出
摘要 设计了一种用于通信系统载波同步的新数字锁相环。新锁相环在传统的锁相环基础上添加了一条由快速付立叶变换、频率估计、频率电压转换构成的支路,在必要时这条支路会强制调节压控振荡器的振荡频率。试验结果表明,与传统的锁相环相比,新锁相环的捕获时间缩短了,同步带也增宽了。新数字锁相环适合于有微处理器的数字电路实现。 A novel all-digital phase locked loop (PLL), applied to the carrier synchronization of communication systems, is designed. The novel PLL, based on the traditional PLL has an additional sub-circuit, which consists of Fast Fourier Transformation (FFT), frequency estimation and the conversion of frequency into voltage, and would be coerced into adjusting the oscillation frequency of its Voltage Controlled Oscillator (VCO) if necessary. The experiment results show that its capture time is shortened and its synchronous frequency range approximately increased in comparison with the traditional PLL. This novel PLL is suitable for implementation by digital circuits with a microprocessor.
出处 《通信技术》 2008年第6期86-87,90,共3页 Communications Technology
关键词 锁相环 快速付立叶变换 捕捉时间 同步带 phase locked loop (PLL) fast fourier transformation (FFT) capture time synchronous frequency range
  • 相关文献

参考文献7

  • 1高泽溪,王诞燕.DDS+PLL技术与应用[J].电子技术应用,1997,23(9):39-41. 被引量:10
  • 2Young Jae Lee, Seok Bong Hyun, GeumYoung Tak, etc. Fast Settling 9GHz PLL Using 528MHz Reference PLL Clock for MB-OFDM UWBSystem [C]. European Microwave Integrated Circuits Conference, Sept.2006: 179-182.
  • 3Staszewski R B, Hung C M, Leipold D, et al. A First Multigigahertz Digitally Controlled Oscillator for Wireless Applications [J]. IEEE Trans. Microw. Theory Tech., 2003, 51(11): 2154-2164.
  • 4Gardner F M. Charge-pump Phase-locked Loops[J]. IEEE Trans. Commun., 1980, COMM-28(11): 1849-1858.
  • 5Lagareste V, Badets F, Belot D, et al. A new PLL Architecture: the Composite PLL[C]. 48th Midwest Symposium on Circuits and Systems, Aug. 2005,1: 511- 514.
  • 6Nauta H C, Nordholt E H. A Novel High-Dynamic-Range PLL System for Synchronous Detection in AM Receivers[J]. Consumer Electronics, IEEE Transactions on, 1985, CE-31(03): 447-455.
  • 7Staszewski R B, Balsara P T. All-Digital PLL with Ultra Fast Settling[J]. Circuits and Systems II: Express Briefs, IEEE Transactions on, 2007, 54(02): 181-185.

共引文献9

同被引文献5

  • 1VOLDER J E.The CORDIC Trigonometric Computing Technique[M].IRE Trans.on Electron Computing,1959(08):330-334.
  • 2TIMMERMANN D,SUNSBO I.Area and Latency Efficient Cordic Architectures[J].Circuits and Systems,1992(03):1093-1096.
  • 3PRATAP Misra,PER Enge.Global Positioning System Signal,Measurements,and Performace[M].Second Edition.Beijing:Publishing House of Electronics Industry,2008.
  • 4WALTHER J S.A Unified Algorithm for Elementary Functions[J].Proc.AFIPS Conference,1971 (38):389-385.
  • 5徐长雷,蔡德林,刘晓琴.基于软件无线电的载波跟踪环研究及仿真[J].通信技术,2007,40(11):113-115. 被引量:10

引证文献2

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部