期刊文献+

Making Effective Decisions in Computer Architects' Real-World:Lessons and Experiences with Godson-2 Processor Designs

Making Effective Decisions in Computer Architects' Real-World:Lessons and Experiences with Godson-2 Processor Designs
原文传递
导出
摘要 Although the design of many kinds of microprocessors has been under developing for several decades, the computer architecture R&D community lacks well documented lessons and experiences about design decisions in the research literature. In this paper, we systematically present the design decisions we made during the designing and prototyping of Godson-2 series processors. The 250MHz Godson-2B, 450MHz Godson-2C, and 1GHz Godson-2E processors that implement 64-bit, four-issue, out-of-order architecture were taped out in 2003, 2004, and 2005, respectively. Each processor triples its predecessor in the SPEC CPU2000 rates. Our first-hand experiences and lessons gained from these designs would provide unique perspectives and insights that are not available in any existing text books and/or published papers. We summarize 10 critical lessons and experiences based on hundreds of our attempts at architectural and design optimizations for performance improvement of Godson-2 series processors. The issues include silicon-simulation correlation, design balancing, performance optimizing, and pico-architecture tuning. We conclude that persistent improvement, attitude towards work-on-silicon design, and insightful understanding of software and fabrication process are the three most important factors for designing a high performance processor with low energy consumption. Although the design of many kinds of microprocessors has been under developing for several decades, the computer architecture R&D community lacks well documented lessons and experiences about design decisions in the research literature. In this paper, we systematically present the design decisions we made during the designing and prototyping of Godson-2 series processors. The 250MHz Godson-2B, 450MHz Godson-2C, and 1GHz Godson-2E processors that implement 64-bit, four-issue, out-of-order architecture were taped out in 2003, 2004, and 2005, respectively. Each processor triples its predecessor in the SPEC CPU2000 rates. Our first-hand experiences and lessons gained from these designs would provide unique perspectives and insights that are not available in any existing text books and/or published papers. We summarize 10 critical lessons and experiences based on hundreds of our attempts at architectural and design optimizations for performance improvement of Godson-2 series processors. The issues include silicon-simulation correlation, design balancing, performance optimizing, and pico-architecture tuning. We conclude that persistent improvement, attitude towards work-on-silicon design, and insightful understanding of software and fabrication process are the three most important factors for designing a high performance processor with low energy consumption.
作者 胡伟武 王剑
出处 《Journal of Computer Science & Technology》 SCIE EI CSCD 2008年第4期620-632,共13页 计算机科学技术学报(英文版)
基金 the National Natural Science Foundation of China(Grant Nos.60673146,60703017,60736012 and 60603049) the National High Technology Development 863 Program of China(Grant Nos.2006AA010201 and 2007AA01Z114) the National Grand Fundamental Research 973 Program of China(Grant Nos.2005CB321601 and 2005CB321603) Beijing Natural Science Foundation(Grant No.4072024).
关键词 superscalar architecture correlation design balanced design optimized design Pico-architecture design work-on-silicon superscalar architecture, correlation design, balanced design, optimized design, Pico-architecture design, work-on-silicon
  • 相关文献

参考文献3

二级参考文献10

  • 1Wei-WuHu Fu-XinZhang Zu-SongLi.Microarchitecture of the Godson-2 Processor[J].Journal of Computer Science & Technology,2005,20(2):243-249. 被引量:52
  • 2[1]Divid Patterson,John Hennessy. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, 1996
  • 3[2]Kessler R. The Alpha 21264 Microprocessor. IEEE Micro, 1999,19(2): 24~36
  • 4[3]Kenneth Yeager. The MIPS R10000 Superscalar Microprocessor. IEEE Micro, 1996,16(2): 28~41
  • 5[4]Tim Horel, Gary Lauterbach. UntraSparc-III: Designing Third-Generation 64-bit Performance. IEEE Micro, 1999,19(3): 73~85
  • 6[5]Ashok Kumar. The HP PA-8000 RISC CPU. IEEE Micro, 1997,17(2): 27~32
  • 7[6]Joel Tendler, Steve Dodson, Steve Fields, Hung Le, Balaram Sinharoy. Power4 System Microarchitecture. IBM Technical White Paper, 2001
  • 8[7]Huck J et al. Introducing the IA-64 Architecture. IEEE Micro, 2000,20(5): 12~23
  • 9[8]Glenn Hinton, Dave Sager, Mike Upton, Darrell Boggs, Doug Carmean, Alan Kyker, Patrice Roussel. The Microarchitecture of the Pentium 4 Processor. Intel Technology, 2001
  • 10胡伟武,唐志敏.龙芯1号处理器结构设计[J].计算机学报,2003,26(4):385-396. 被引量:53

共引文献103

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部