期刊文献+

基于SOPC的DSP系统的研究与设计

Research and Design Based on DSP System of SOPC
下载PDF
导出
摘要 主要研究基于SOPC的DSP系统的设计与实现.根据待实现的DSP算法的特征,利用QUARTUS中提供的丰富的功能模块和VHDL语言进行设计.经过仿真和开发板上验证,证明了采用FPGA技术的数字信号处理器的速度要远远快于一般的通用DSP,为高速数据处理与通信技术的应用提供了另外一种解决方案. This article main research Design and Realization Based on DSP System of SOPC. According to the characteristic of DSP algorithm to be realized , utilize abundant function module and VHDL language offered in QUARTUS to design. After the simulation confirmation, this system has achieved the design goal. Prove that adopts FPGA technology, can shorten design cycle greatly , can also obtain high performance , meet the cost requirement, enjoy to designing the flexibility optimized newly effectively fast.
出处 《微计算机信息》 北大核心 2008年第17期206-208,共3页 Control & Automation
关键词 FPGA NIOS 流水线 蝶形运算 FPGA NIOS Pipelining Papilionaceous operation
  • 相关文献

参考文献2

二级参考文献6

  • 1黄万伟,邵高平.基于SOC技术设计可复用的异步串行通信接口IP核[J].微计算机信息,2005,21(4):132-133. 被引量:5
  • 2Spray, A. and S. Jones. "PACE: A regular array for implementing regularly and irregularly structured algorithms" in 1991 IEEE Proceedings-G, 138, pp. 613-619.
  • 3Goodall , R. M, Jones, S. R. and Cumplido-Parra, R. "A Control System Processor architecture for complex LTI controllers" in 2000,6th IFAC workshop on Algorithms and Architectures for Real-Time Control,pp.167-172.
  • 4Vollmer A. Sea-of-IP design methodology delivers nextgeneration system-on-chip solutions, Electronic Design, 2000.
  • 5Jaswa,V. C., C. E. Thomas and J. Pedicone, J."CPAC. Concurrent processor architecture for control" in 1085 . IEEE Transactions on computers, 34,pp .163-169.
  • 6Michael Keating and Pierre Bricaud, Reuse Methodology Manual for System-on-Chips Designs, Kluwer Academic Publishers,1999.

共引文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部