期刊文献+

基于动态伪随机技术的微处理器验证 被引量:3

Verification of microprocessor based on dynamic pseudo-random instruction generation
下载PDF
导出
摘要 通过分析现有微处理器验证方案的不足,提出了一种以功能覆盖率为参考条件的动态伪随机验证方法。实验结果表明,与传统验证手段相比,该方法在仿真时间相同的情况下,条件覆盖率平均提高了13%;在测试指令数目相同的情况下,条件覆盖率平均提高了20%。 This paper presented a pseudo-random method based on functional coverage by analyzing the disadvantage of microprocessor's verification plan in season.The experiment result demonstrates that the new method has improved the branch coverage by 13% in the same simulate-time and the coverage has increased 20% in the condition that the numbers of test instruction are equal comparing to the traditional one.
出处 《计算机应用研究》 CSCD 北大核心 2008年第6期1704-1706,共3页 Application Research of Computers
基金 国家自然科学基金资助项目(60573107)
关键词 微处理器 动态伪随机 验证 功能覆盖率 microprocessor dynamic pseudo-random verification functional coverage
  • 相关文献

参考文献6

  • 1TAYLOR S, QUINN M, BROWN D,et al. Functional verification of a multiple-issue, out-of-order, superscalar alpha processor: the DEC Alpha 21264 microprocessor[ C]//Proc of the 35th Annual Conference on Design Automation. New York:ACM Press,1998:638-643.
  • 2AHARON A,GOODMAN D,LEVINGER M,et al. Test program generation for functional verification of Power PC processors in IBM [ C ]// Proc of Design Automation Conference. 1995:279-285.
  • 3BIRD D L, MUNOZ C U. Automatic generation of random self-checking test cases [ J ]. IBM System Journal, 1996,22 ( 3 ) :229- 245.
  • 4VIKRAM L, ELIZABETH M R. A biased random instruciton generation environment for architectural verification of pipeline processors [J]. Journal of Electronic Testing: Theory and Application, 2000,16(1-2) :13-27.
  • 5姚英彪,刘鹏,姚庆栋,肖志斌.微处理器功能验证程序生成[J].计算机辅助设计与图形学学报,2006,18(10):1484-1490. 被引量:6
  • 6黄小平,樊晓桠,贾琳,白永强.“龙腾~RR2”微处理器流水线的设计及优化[J].微电子学与计算机,2006,23(2):144-147. 被引量:9

二级参考文献17

  • 1李光辉,邵明,李晓维.通用CPU设计验证中的等价性检验方法[J].计算机辅助设计与图形学学报,2005,17(2):230-235. 被引量:4
  • 2PowerPC Microprocessor Family: The Programming Environments for 32-Bit Microprocessors, Motorola Inc, 1997.
  • 3David A Patterson,John L Hennessy,郑伟民等译.计算机系统结构(量化方法研究).电子工业出版社,2004..
  • 4MPC750 RISC Microprocessor Family User's Manual.
  • 5MPC750 RISC Microprocessor Technical Summary.
  • 6MPC750A RISC Microprocessor Hardware SpeciTeations.
  • 7G S Sohi. Instruction Issue Logic for High-Performance,Interruptible, Multiple Functional Unit, Pipelined Computers. IEEE Trans. on Computers, March 1990, 39:349-359.
  • 8张盛兵 高德远.32位微处理器的整数执行部件设计[J].微电子学与计算机,1999,16:32-35.
  • 9Bose P,Conte T M,Austin T M.Challenges in processor modeling and validation[J].IEEE Micro,1999,19(3):4-9
  • 10Pixley C,Chittor A,Meyer F,et al.Functional verification 2003:technology,tools and methodology[C] //Proceedings of the 5th International Conference on ASIC,Beijing,2003:1-5

共引文献13

同被引文献29

  • 1姚英彪,刘鹏,姚庆栋,肖志斌.微处理器功能验证程序生成[J].计算机辅助设计与图形学学报,2006,18(10):1484-1490. 被引量:6
  • 2张珩,辜帆.VMM验证方法在AXI总线系统中的实现——Verification IP应用一例[J].中国集成电路,2007,16(6):19-23. 被引量:3
  • 3Janick Bergeron.Writing Testbenches Using SystemVerilog[M].Synopsys,Inc.2006.
  • 4Chris Spear.SystemVerilog for Verification[M].Synopsys,Inc.2006.
  • 5IEEE.Wireless LAN Medium Aceess Control(MAC)and Physical Layer(PHY)Specifications-ANSI/IEEE Std 802.11.[S].1999.
  • 6Janiek Bergeron.SystemVerilog验证方法学[M].夏宇闻,译.北京:北京航空航天大学出版社.2007.
  • 7郇丹丹,李祖松,刘志勇.基于约束的处理器接口随机测试模型[J].计算机工程,2007,33(15):227-229. 被引量:1
  • 8Glasser M. 高级验证方法学[M]. 罗开杰, 译. 西安: 电子科技大学出版社, 2007.
  • 9Fournier L, Arbetman Y, Levinger M. Functional Verification Methodology for Microprocessors Using the Genesys Test Program Generator[C]//Proc. of Design Automation and Test in Europe Conference. Munich, Germany: IEEE Press, 1999: 434-441.
  • 10Bin E, Emek R, Shurek G, et al. Using a Constraint Satis- faction Formulation and Solution Techniques for Random Test Program Generation[J]. IBM Systems Journal, 2002, 41(3): 386-402.

引证文献3

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部