期刊文献+

航空发动机电子控制器可测试性技术应用研究 被引量:3

Application Study of Testability Technology for Aeroengine Electronic Controller
下载PDF
导出
摘要 基于边界扫描的测试思想,提出了1种航空发动机电子控制器可测试性设计方案。通过器件管脚的边界扫描单元,在板级甚至多个目标板组成的复杂系统间,构建了1条在集成电路边界绕行的移位寄存器链,可以实现复杂集成电路的嵌入式测试。该方案还可以实现故障注入,对航空发动机电子控制器机内自测试(B IT)能力进行验证。 Based on the test idea of boundary scan, a testability design concept of the aeroengine electronic controller was presented. The shift register link which rerouted the integrated circuit was established between complex systems formed by the board level or multiple target boards to achieve embedded test of complex integrated circuit by boundary scan cells of chips. This concept can also achieve the fault injection, and the built in test (BIT) of aeroengine electronic controller is demonstrated by the concept.
作者 徐凯 张天宏
出处 《航空发动机》 2008年第2期51-55,共5页 Aeroengine
关键词 航空发动机 电子控制器 可测试性 自测试 边界扫描 故障注入 aeroengine electronic controller testability BIT( Built In Test ) boundary scan fault injection
  • 相关文献

参考文献10

二级参考文献16

  • 1黄毅.智能化测试适配器研究[M].南京:南京航空航天大学动力工程系,1999..
  • 2韩熔.如何评价电路在线维修测试仪的技术实验水平[J].电子设备故障诊断与测试,1998,1.
  • 3诸义新.一种通用故障注入器[J].计算机研究与发展,1986,23(9):39-43.
  • 4徐芸华 樊思齐 孟庆明.航空推进系统控制[M].西安:西北工业大学出版社,1999..
  • 5马仁政 陈明凯.DSP技术在工业控制的应用.厦门大学学报:自然科学版,2001,40(1):153-156.
  • 6Thompson H A. A CAN Bus-Based Safety-Critical Distributed Aeroengine Control Systems Architecture Demonstrator [J]. Microprocessors and Microsystems, 1999,23: 345 ~ 355.
  • 7Gilyard G,Orme J. Subsonic Fight Test Evaluation of a Performance Seeking control Algorithm on F-15 Airplane[R].AIAA- 92- 3743.
  • 8IEEE Standard Test Access Post andBoundary Scan Architecture[S].{IEEE Std.1149.1-1990}.IEEE Computer Society,1993
  • 9Andrew Flint.Test strategies for a family of complex MCMs[J].International testconference,1994
  • 10Kevin Tkornegay and Kaushik Roy.Integrated Test Solutions and Test Economics forMCMs[J].International test conference,1995

共引文献14

同被引文献21

  • 1邓志伟,徐凯,张天宏.边界扫描技术在电子控制器测试中的应用[J].航空动力学报,2009,24(4):886-891. 被引量:5
  • 2张天宏,牟路勇,丁毅,邓志伟.基于DSP和CAN总线的发动机电子控制器核心电路模块研究[J].航空动力学报,2005,20(1):130-135. 被引量:7
  • 3王宁,董兵.基于边界扫描的非完全BS电路板测试诊断技术[J].半导体技术,2005,30(12):38-41. 被引量:13
  • 4秦海波,张天宏,孙健国.面向FADEC系统BIT验证的综合故障注入器研究[J].航空动力学报,2006,21(3):581-587. 被引量:5
  • 5曾天翔.电子没备测试性及诊断技术[M].北京:航空工业出版社,1995.
  • 6IEEE. IEEE Standard 1149. 1-2001 The test access port and boundary scan architecture[S]. Los Alamitos, CA, USA : IEEE Computer Society Press, 2001.
  • 7Clark C J, Ricchetti M. A codeless BIST processor for em- bedded test and in-system configuration of boards and sys- tems[C] // Proceedings of the International Test Confer- ence on International Test Conference. Washington, DC, USA:IEEE Computer Society,2004 : 857-866.
  • 8Bhavsar D. Synchronizing the IEEE 1149. 1 Test access port for chip level testability[J]. IEEE Design and Test of Computer,2000,17(2) : 94-99.
  • 9Pomeranz I, Reddy S M. A partitioning and storage based huih-in test pattern generation method for scan circuits [C]//Proceedings of the 15th International Conference on VLSI Design. Bangalore, India :IEEE, 2002 :667- 672.
  • 10Texas Instruments, Impact of JTAG/1149. 1 : Testability on reliability[R]. Texas Instruments Inc. , 1997.

引证文献3

二级引证文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部