期刊文献+

单电子电路的鲁棒性研究

Researching the robustness of single electron devices
下载PDF
导出
摘要 分析了单电子器件和人工神经网络的特性,从理论上证明了用人工神经网络构建单电子电路的可行性,并对单电子器件隧穿结隧穿特性和单电子振荡器的功能进行了仿真分析验证,同时研究了单电子振荡器的应用.本着可靠和复杂度低的前提,应用人工神经网络构建了一个单电子电路加法器模型,从模型的鲁棒性角度和电路的复杂性角度,用仿真软件对其进行了仿真分析.结果表明,神经网络是构建鲁棒性单电子电路的可靠方法,Pspice能够为成为单电子电路仿真的有效工具,为以后相关研究奠定了一定基础. This article analyses the features of single electron devices in an artificial neural network. The feasibility of constructing single electron circuits using an artificial neural network is proved theoretically. Then, its tunneling effect and the function of a single electron oscillator were simulated and verified. Based on this, the applicability of a single electron oscillator was researched, and a single electron adder was created using an artificial neural net- work. Simulations were made to check its reliability and reduce the complexity of the circuit as much as possible. The results show that a neural network is an efficient method for the construction of a robust single electron circuit, and Pspice is an effective tool for the simulation of an SET circuit.
出处 《智能系统学报》 2008年第3期195-200,共6页 CAAI Transactions on Intelligent Systems
基金 国家自然科学基金资助项目(60576033) "863"国家高技术研究发展计划资助项目(2006AA01Z106)
关键词 单电子 神经网络 鲁棒性 single electron neural network robustness
  • 相关文献

参考文献9

  • 1[1]ZHOU K,LU H.Simulation of single electronic device and robust circuit construction[C]//Proceedings of IEEE International Conference on Control and Automation.Guangzhou,China,2007:211-213.
  • 2[2]RUDIE V D H,JAAP H,ROELOF H.A spice model for single electronics[C]// IEEE International Symposium on Circuits and Systems.Bangkok,Thailand,2002:868-871.
  • 3[3]KLUNDER R H,HOEKSTRA J.Energy conservation in a circuit with single electron tunnel junctions[C]//IEEE international Symposium on Circuits and Systems.Sydney,Australia,2001:1591-1594.
  • 4[4]OYA T,ASAI T,KAGAYA R,et al.Neuronal synchrony detection on single-electron neural networks[J].Chaos,Solitons and Fractals,2006,27(4):887-894.
  • 5[5]OYA T,ASAI T,AMEMIYA Y,et al.Single-electron circuit for inhibitory spiking neural network with fault-tolerant architecture[C]// IEEE International Symposium on Circuits and Systems ISCAS'05.Kobe,JP,2005:2535-2538.
  • 6[6]LIM J,KIM D G,CHAE S I.A 16-bit carry-look ahead adder using reversible energy recovery logic for ultra-low-energy systems[J].IEEE J SSC,1999,34(6):898-903.
  • 7[7]JAAP H.On the impulse circuit model for the single-electron tunnelling junction[J].International Journal of Circuit Theory and Applications,2004,32(5):303-321.
  • 8[8]SCHMIDA A,LEBLEBICI Y.Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors[J].IEEE Transactions on Very Large Scale Integration Systems,2004,12(11):1156-1166.
  • 9[9]ROERMUND A.From nanotechnology to nanoelectronic systems,from SETs to neural nets[C]//ISCAS 2000-IEEE International Symposium on Circuits and Systems,Geneva,Switzerland,2000:8-9.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部