期刊文献+

一种双控制回路低相位噪声CMOS压控振荡器设计

Design of a dual loop controled and low phase noise CMOS voltage controlled oscillator
下载PDF
导出
摘要 在集成锁相环中,压控振荡器的输出频率范围要能随所有工艺和工作条件的变化而覆盖所需的频率范围。增大压控振荡器的增益而实现宽调协范围会增加压控振荡器和锁相环的相位噪声[1]。在这篇文章中,通过两路控制来得到压控振荡器中心频率可调,实现了非常小的压控振荡器增益。 In full integrated PLLs, the Vco output frequency should be tunable over a wide range of frequencies, for all the process variation and work conditions. A wide tuning range realized by making the Vco gain Kvco large has the unwanted effect of increasing the phase noise at the output of Vco, and hence of the PLL as well. In this work, by using the two control loops to make the center frequency of the Vco changeable,This allow the Kvco is very small.
作者 陈强 王楠
出处 《中国集成电路》 2008年第7期42-45,共4页 China lntegrated Circuit
关键词 相位噪声 中心频率 频率范围 增益 phase noise center frequency frequency range gain
  • 相关文献

参考文献5

  • 1[1]Best R E.Phase-locked loops,theory,design and applications (2nd edtion).McGraw-Hill,1993
  • 2[2]B.Kim,D.Helman,P.R.Gray,"A 30-MHz Hybrid Analog/Digital Clock Recovery Circuit in 2-mm CMOS",IEEE J.Solid-State Circuits,vol.25,no.6,Dec.1990,pp.1385-1394.
  • 3[3]T.C.Weigandt,B.Kim,and P.R.Gray,"Analysis of timing jitter in CMOS ring oscillators," in Proc.ISCAS,June 1994,vol.4,pp.27□30.
  • 4[4]Behzad Razavi,Design of Analog CMOS Integrated Circuits (second Edition),电子工业出版社,2002.6
  • 5[5]P.R.Gray,P.Hurst,S.Lewis and R.G.Meyer,Analysis and Design of Analog Integrated Circuits,4th Edition,John Wiley and Sons,2001

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部