期刊文献+

基于数字化锁相技术的应急电源快速切换的研究 被引量:2

Research on Fast Switching Process of Emergency Power Supply System Based on Digital Phase Locked Loop
下载PDF
导出
摘要 现在一些场合对应急电源切换的时间要求也越来越高。采用TMS320LF2407作为逆变控制芯片,并在此基础上采用数字化锁相技术和晶闸管同步触发技术,实现逆变器电源与市电电源安全、快速的切换。 In such fieldes, the switching speed between bypass of emergency power supply(EPS) and main power supply be required more strict. A inverter based on TMS320LF2407 chip is presented, the technique of digital phase locked loop and synchronization triggered thyristor be introduced, it enables to realize switching process between bypass of emergency power supply and main power supply securely and rapidly.
作者 刘晖
出处 《电源技术应用》 2008年第6期40-43,共4页 Power Supply Technologles and Applications
关键词 DSP 数字锁相 同步触发 DSP digital phase locked loop synchronization trigger
  • 相关文献

参考文献1

二级参考文献6

  • 1[1]A V Jouanne, P N Enjeti, D J Lucas. DSP control of high power UPS feeding nonlinear loads [J]. IEEE Trans. on Ind.Electron., 1996,43(4): 121-125.
  • 2[2]Hong-Seok Song, Kwanghee Nam, Mutschler P. Very fast phase angle estimation algorithm for a single-phase system having sudden phase angle jumps [A]. IEEE IAS' 2002 [C].PA, USA, 2002, Vol.2: 925-931.
  • 3[3]Farrukh Kamran, Thomas G Habetler. A novel on-line UPS with universal filtering capabilities [J]. IEEE Trans. On Power Electron, 1998,13(3): 410-418.
  • 4[4]Se-Kyo Chung. A phase tracking system for three phase utility interface inverters [J]. IEEE Trans. On Power Electron.,2000,15(3): 431-438.
  • 5[5]Bong-Hwan Kwon, Jin-Ha Choi, Tac-Won Kim. Improved single-phase line-interactive UPS [J]. IEEE Trans. on Ind.Electron., 2001, 48(4): 804-811.
  • 6[6]Panayiotopoulos I, Doumenis D G, Constantinou P. Anti-hangup binary quantized DPLL technique for timing recovery in QAM symbol-rate sampled receivers [J]. IEEE Trans. On Communications, 2001,49(2): 360-374.

共引文献16

同被引文献16

  • 1李亚斌,彭咏龙,李和明.自采样比例积分控制全数字锁相环的性能分析和实现[J].中国电机工程学报,2005,25(18):64-69. 被引量:42
  • 2Sun Wei,Wen Hexiang,Gao Lizhong.A sigma-delta fractional-n frequency synthesizer based on ADPLL[C].Proceedings of the International Conference on Intelligent Computation Technology and Automation,2010:340-342.
  • 3Xu Dewei,Li Yunwei,Wu Bin.Direct PWM synchronization using an all digital phase-locked loop for high power grid-interfacing converters[C].Proceedings of the 22nd Annual IEEE Applied Power Electronics Conference,2007:901-906.
  • 4Guo Xiaoqiang,Wu Weiyang,Chen Zhe.Multiple complex-coefficient-filter based phase-locked loop and synchronization technique for three-phase grid-interfaced converters in distributed utility networks[J].IEEE Transactions on Industrial Electronics,2011,58(4):1194-1204.
  • 5Yang Wenyu,Yang Xuying,Duan Jiandong,et al.Power flow calculation in distribution networks containing distributed generation[C].Proceedings of the International Conference on Electricity Distribution,China,2008:1-5.
  • 6Geng Hua,Xu Dewei,Wu Bin.A novel hardware-based all-digital phase-locked loop applied to grid-connected power converters[J].IEEE Transactions on Industrial Electronics,2011,58(5):1737-1745.
  • 7Yaharal M,Sasaki H,Fujimoto K,et al.All digital dividing ratio changeable type phase-locked loop with a wide lock-in range[J].Electronics and Communica-tions in Japan(Part 1:Communications),2005,88(2):2277-2284.
  • 8Roland E Best.Phase-locked loops:theory,design and applications[M].New York:McGraw-Hill,1984.
  • 9Kim Nam-Guk,Ha In-Joong.Design of ADPLL for both large lock-in range and good tracking performance[J].IEEE Transactions on Circuits and Systems-II:Analog and Digital Signal Processing,1999,46(9):1192-1203.
  • 10GUO X, WU W, CHEN Z. Multiple-complex coefficient-filter- based phase-locked loop and synchronization technique for three-phase grid-interfaced converters in distributed utility net works[J]. IEEE Transactions on Industrial Electronics, 2011, 58 (4): 1194-1204.

引证文献2

二级引证文献33

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部