期刊文献+

一种基于输入排队的并行交换结构

A Parallel Switch Architecture Based on Input Queued
下载PDF
导出
摘要 并行交换结构能够将多个G比特级的交换结构组建成T比特级(甚至更高级)的交换系统,从而极大提升网络设备的交换能力.本文基于输入排队提出一种只需要低速率缓存和支持包保序的新型并行交换结构VOIQ-PSA,对该交换结构的稳定性进行了理论分析,并通过仿真实验将VOIQ-PSA与目前已提出的其它并行交换结构在时延性能方面进行比较.实验结果表明,VOIQ-PSA交换结构的时延性能优于其它并行交换结构,并且非常适合高速网络环境。 Parallel switches can highly improve the switching capability of network equipments by building a Terabit (or higher) switching system from many gigabit switching fabrics. A parallel switch architecture based on input queued, named VOIQ-PSA, is proposed in this paper for lowing speed requirements of buffer and maintaining packets order, The stability of VOIQ-PSA is analyzed. We also compare the delay performance between VOIQ-PSA and other well-known parallel switches in simulation experiments. The simulation results show that VOIQ-PSA has better delay performance than others and thus it is very suitable for high-speed networking environment.
出处 《微计算机信息》 北大核心 2008年第18期236-238,共3页 Control & Automation
基金 自然科学基金(2005F17) 国家863课题基金(2001-AA-12-4-011)
关键词 并行交换 负载平衡 稳定性 时延 包保序 parallel switch load balancing stability delay multicast packets reordering
  • 相关文献

参考文献11

  • 1Isaac Keslassy, Cheng-Shang Chang, etc. Optimal Load-Balancing Switch with an Arbitrary Number of Linecards. IEEE INFOCOM 2005.
  • 2董雨果,汪胜荣,郭云飞,刘颖.带输入队列并行交换的负载平衡分析(英文)[J].软件学报,2007,18(2):229-235. 被引量:3
  • 3杨梅樾,扈红超,杨梦梦.高性能并行分组交换结构的研究[J].微计算机信息,2005,21(12X):134-135. 被引量:1
  • 4S.Iyer, N.McKeown. "Making parallel switches practical," INFOCOM 2001, vol. 3, pp. 1680-1687.
  • 5S.Iyer, N.McKeown, "Analysis of the Parallel Packet Switch Architecture," IEEE/ACM Transactions on Networking, April 2003. http://klamath.stanford.edu/-sundaes/Papers/tonpps.pdf.
  • 6A. Aslam, and K. Christensen, "Parallel Packet Switching using Multiplexors with Virtual Input Queues," Proceedings of IEEE LCN, Nov. 2002. pp. 270-277.
  • 7S. Mneimneh, V. Sharma and K.-Y. Siu, "Switching using parallel input-output queued switches with no speedup," IEEE/ACM Trans. Networking, Oct. 2002. vol. 10, pp. 653-665.
  • 8Y. Dong, P. Yi and Y. Guo. "On the Load Balancing of a Parallel Switch with Input Queues," PDCAT 2003, Chengdu China, Sept. 2003. pp. 301-305.
  • 9董雨果.高性能并行交换结构的可扩展性分析[D].郑州:信息工程大学,2004.
  • 10赵海波,丁欢,赵俊鹏.交换结构的可扩展性分析[J].微计算机信息,2005,21(11X):151-152. 被引量:2

二级参考文献12

  • 1潘磊,姜久春,牛利勇.电动汽车充电站通信网络及接口设计[J].微计算机信息,2005,21(2):152-153. 被引量:18
  • 2S.Iyer,A.Awadallah,N.McKeown.Analysis of a packet switch with the memories running slower than the line rate[A].Proc.of INFOCOM' 2000[C],Tel-Aviv,Israel,vol.2:529-37.
  • 3P.Fredette.The past,present,and future of inverse multiplexing[J].IEEE Communications,April 1994:42-46.
  • 4J.Duncanson.Inverse multiplexing[J].IEEE Communications,April1994:34-41.
  • 5Iyer S,Awadallah A,McKeown N.Analysis of a packet switch with the memories running slower than the line rate.In:Proc.of the INFOCOM 2000.2000.529-537.
  • 6Iyer S,McKeown N.Making parallel switches practical.In:Proc.of the INFOCOM 2001.2001.1680-1687.
  • 7Iyer S,McKeown N.Analysis of the parallel packet switch architecture.IEEE/ACM Trans.on Networking,2003,11(2):314-324.
  • 8Khotimsky DA,Krishnan S.Stability analysis of a parallel packet switch with bufferless input demultiplexors.In:Proc.of the IEEE ICC 2001.2001.100-111.
  • 9Wang W,Dong LB,Wolf W.A distributed switch architecture with dynamic load-balancing and parallel input-queued crossbars for terabit switch fabrics.In:Proc.of the INFOCOM 2002.2002.212-223.
  • 10Leonardi E,Mellia M,Neri F,Marsan MA.On the stability of input-queued switches with speed-up.IEEE/ACM Trans.on Networking,2001,9(1):104-118.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部