期刊文献+

低压NMOS衬底偏置折叠级联输入Gilbert混频器

Low voltage NMOS bulk-biased folded-cascode Gilbert mixer
下载PDF
导出
摘要 利用衬底偏置技术和折叠级联输入的方法,采用SMIC 0.18μm CMOS工艺,解决了在0.8 V电源电压下输入管和开关管的"堆叠"问题,实现了一种低压N沟道金属-氧化物-半导体场效应晶体管衬底偏置折叠级联输入Gilbert混频器,用于某双系统接收机.以其中的GPS(Global Position System)系统为例:射频信号、本振信号和中频信号分别为1575.42 MHz,1570MHz和5.42MHz.测试表明:该混频器变频增益超过15.66dB,双边带噪声系数为16.5 dB,输入1 dB压缩点约为-10 dBm,在0.8 V的电源电压条件下,消耗功率约为1.07 mW.该混频器功耗低、增益高、线性度好,可用于航空航天领域的电子系统. By using the bulk-biased technology and folded-cascode approach, the problem of stacking input-and switching-transistors within 0.8 V supply voltage was solved. A low voltage N channel metal-oxidesemiconductor (NMOS)bulk-biased folded-cascode Gilbert mixer (BBFCM) was implemented in a SMIC 0.18 μmCMOS process. The mixer was used in some double-system receiver, which includes the global position system (GPS) system. In order to test the performance of the mixer, take the GPS signal for example, the frequency of the radio frequency (RF) signal, local oscillator (LO) and the intermediate frequency (IF) signal are 1 575.42 MHz, 1 570 MHz and 5.42 MHz, respectively. Measurement results show that the mixer features a conversion gain (Go) of higher than 15.66dB, a dual sideband (DSB) noise figure of 16.5dB, an input ldB compression point ( P-1dB) of approximate - 10dBm, and consumes approximate 1.07 mW at a power supply voltage of 0.8 V. Although the mixer consumes very low power, it still provides reasonable gain as well as linearity. The mixer can be applied to the electronics system within the realm of the aviation aerospace.
出处 《北京航空航天大学学报》 EI CAS CSCD 北大核心 2008年第7期844-848,共5页 Journal of Beijing University of Aeronautics and Astronautics
基金 国防科工委民用航天专项基金资助项目
关键词 双系统接收机 低电压 衬底偏置 折叠级联 混频器 double-system receiver low voltage bulk-biased folded-cascode mixer
  • 相关文献

参考文献12

  • 1Arvind Kumar, Sandip Tiwari. A power-performance adaptive low voltage analog circuit design using independently controlled double gate CMOS technology [ C ]//Proceedings of the 2004 International Symposium on Circuits and Systems. Vancouver: the Institute of Electrical and Electronics Engineers, Inc, 2004 : 197 - 200
  • 2Blalock Benjamin J, Phillip E Allen. Designing 1-V Op amps using standard digital CMOS technology [ J]. IEEE Transactions on Circuits and System, Ⅱ: Analog and Digital Signal Processing, 1998, 45(7) : 769 -799
  • 3Razavi B. Design of analog CMOS integrated circuits [M]. Singapore : McGraw-Hill,2001
  • 4Chu Fangqing, Li Wei, Su Yanfeng, et al. An implementation of a CMOS down-conversion mixer for GSM1900 receivers [ J]. Chinese Journal of Semiconductors, 2006, 27 (3) :467 -472
  • 5Melly T, Porret A S, Enz C C, et al. An analysis of flicker noise rejection in low-power and low-voltage CMOS mixers[ J]. IEEE Journal of Solid-State Circuits, 2001, 36 ( I ) : 102
  • 6崔福良,黄林,马德群,洪志良.2.4GHz 0.35μm CMOS Gilbert下变频器[J].Journal of Semiconductors,2005,26(5):1045-1048. 被引量:1
  • 7尹韬,朱樟明,杨银堂,郭磊.衬底驱动MOSFET特性分析及超低压运算放大器设计[J].Journal of Semiconductors,2005,26(1):158-162. 被引量:14
  • 8张海军,杨银堂,朱樟明,张宝君.一种基于衬底偏置的超低压CMOS运算放大器[J].电路与系统学报,2006,11(1):12-15. 被引量:5
  • 9Ivanov V, Zhou J, Filanovsky I M. A 100dB CMRR CMOS operational amplifier with single-supply capability [ J ]. IEEE Transactions on Circuits and System,Ⅱ: Analog and Digital Signal Processing, 2007, 54(5): 397-401
  • 10Marin M, Deen M J, de Murcia M, et al. Effects of body biasing on the low frequency noise of MOSFETs from a 130 nm CMOS technology circuits [ C]//IEE Proceedings Circuits,Devices & Systems. Stevenage: IET Michael Faraday House, 2004, 151:95 - 101

二级参考文献18

  • 1尹韬,朱樟明,杨银堂,郭磊.衬底驱动MOSFET特性分析及超低压运算放大器设计[J].Journal of Semiconductors,2005,26(1):158-162. 被引量:14
  • 2Blalock B J,Allen P E.Designing 1-V op amps using standard digital CMOS technology.IEEE Trans Circuits and System Ⅱ:Analog and Digital Signal Processing,1998,45(7):769.?A?A?A
  • 3Lasanen K,Ruotsalainen E R,Kostamovaara J.A 1-V 5μW CMOS-opamp with bulk-driven input transistors.Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems,2000,3:1038.
  • 4Rajput S S,Jamuar S S.Low voltage analog circuit design techniques.IEEE Circuits and Systems Magazine,2002,2(1):24.
  • 5Blalock B J,Allen O E.Low-voltage,bulk-driven MOSFET current mirror for CMOS technology.IEEE International Symposium on Circuits and Systems,1995,3:1972.
  • 6Allen P E,Blalock B J,Rincon G A.A 1V CMOS opamp using bulk-driven MOSFETs.Digest of Technicl Paper-IEEE International Solid-State Circuit Conference,1995,38:192.
  • 7Yan Shouli,Edgar Sanchez-Sinencio.Low voltage analog circuit techniques:a tutorial.IEICE Trans Fundamentals of Elecronics,Communications and Computer Sciences,2000,E83-A(2):179.
  • 8Arvind Kumar, Sandip Tiwari, A Power-Performance Adaptive Low Voltage Analog Circuit Design Using Independently Controlled Double Gate CMOS Technology [A]. Proceedings of the 2004 International Symposium on Circuits and Systems [C]. 2004. 197-200.
  • 9Benjamin J. Blalock, Phillip E Allen. Designing I-V Op Amps Using Standard Digital CMOS Technology [J]. IEEE Transactions On Circuitsand System, Ⅱ: Analog and Digital Signal Processing, 1998, 45(7): 769-799.
  • 10Yan Shouli, Edgar Sanchez-Sinencio. Low Voltage Analog Circuit Techniques: A Tutorial [J]. IEICE Transactions on Analog Integrated Circuits And Systems, 2000, E00-A(2).

共引文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部