期刊文献+

A spatially triggered dissipative resource distribution policy for SMT processors 被引量:1

A spatially triggered dissipative resource distribution policy for SMT processors
下载PDF
导出
摘要 Programs take on changing behavior at nmtime in a simultaneous multithreading (SMT) environment. How reasonably common resources are distributed among the threads significantly determines the throughput and fairness performance in SMT processors. Existing resource distribution methods either mainly rely on the front-end fetch policy, or make distribution decisions according to the limited information from the pipeline. It is difficult for them to efficiently catch the various resource requirements of the threads. This work presents a spatially triggered dissipative resource distribution (SDRD) policy for SMT processors, its two parts, the self-organization mechanism that is driven by the real-time instructions per cycle (IPC) performance and the introduction of chaos that tries to control the diversity Of trial resource distributions, work together to supply sustaining resource distribution optimization for changing program behavior. Simulation results show that SDRD with fine-grained diversity controlling is more effective than that with a coarse-grained one. And SDRD benefits much from its two well-coordinated parts, providing potential fairness gains as well as good throughput gains. Meanings and settings of important SDRD parameters are also discussed. Programs take on changing behavior at runtime in a simultaneous multithreading (SMT) environment. How rea-sonably common resources are distributed among the threads significantly determines the throughput and fairness performance in SMT processors. Existing resource distribution methods either mainly rely on the front-end fetch policy, or make distribution decisions according to the limited information from the pipeline. It is difficult for them to efficiently catch the various resource requirements of the threads. This work presents a spatially triggered dissipative resource distribution (SDRD) policy for SMT processors. Its two parts, the self-organization mechanism that is driven by the real-time instructions per cycle (IPC) performance and the introduction of chaos that tries to control the diversity of trial resource distributions, work together to supply sustaining resource distribution optimization for changing program behavior. Simulation results show that SDRD with fine-grained diversity controlling is more effective than that with a coarse-grained one. And SDRD benefits much from its two well-coordinated parts, providing potential fairness gains as well as good throughput gains. Meanings and settings of important SDRD parameters are also discussed.
出处 《Journal of Zhejiang University-Science A(Applied Physics & Engineering)》 SCIE EI CAS CSCD 2008年第8期1070-1082,共13页 浙江大学学报(英文版)A辑(应用物理与工程)
基金 the Hi-Tech Research and Development Pro-gram (863) of China (No. 2006AA01Z431) the Key Science andTechnology Program of Zhejiang Province (Nos. 2007C11068 and2007C11088), China
关键词 Simultaneous multithreading (SMT) Resource distribution Dynamic optimization Dissipative structures 计算机技术 性能分析 动力学 处理器
  • 相关文献

参考文献10

  • 1Burger, D.,Austin, T.M.,Bennett, S.Evaluating Future Microprocessors: The Simplescalar Tool Set[].Technical Report Computer Science Department University of Wisconsin-Madison.1996
  • 2Cazorla, F.,Ramirez, A,Valero, M,Fernández, E.Dcache Warn: An I-fetch Policy to Increase SMT Effi-ciency[].Proc th Int Parallel and Distributed Processing Symp.2004
  • 3Cazorla, F,Ramirez, A,Valero, M,Fernández, E.Dynamically Controlled Resource Allocation in SMT Processors[].Proc th Int Symp on Microarchitecture.2004
  • 4Choi, S,Yeung, D.Learning-based SMT Processor Resource Distribution via Hill-climbing[].Proc rd An-nual Int Symp on Computer Architecture.2006
  • 5El-Moursy, A,Albonesi, D.H.Front-end Policies for Improved Issue Efficiency in SMT Processors[].Proc th Int Conf on High Performance Computer Architecture.2003
  • 6Henning,J.SPEC CPU2000: measuring CPU per-formance in the new millennium[].IEEE Computer.2000
  • 7Hirata, H,Kimura, K,Nagamine, S,Mochizuki, Y,Nishimura, A,Nakase, Y,Nishizawa, T.An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads[].Proc th Annual Int Symp on Computer Architecture.1992
  • 8Latorre, F,González, J,González, A.Back-end As-signment Schemes for Clustered Multithreaded Proces-sors[].Proc th Annual Int Conf on Supercomputing.2004
  • 9Luo, K,Gummaraju, J,Franklin, M.Balancing throughput and fairness in SMT processors[].Proc Int Symp on Performance Analysis of Systems and Software.2001
  • 10Nicolis, G,Prigogine, I.Self-organization in Nonequi-librium Systems: From Dissipative Structures to Order through Fluctuations[]..1977

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部