期刊文献+

一种新的H.264/AVC标量量化并行VLSI结构(英文)

A Novel Parallel VLSI Architecture for H.264/AVC Scalar Quantization
下载PDF
导出
摘要 针对H.264视频编码标准关键技术52级标量量化的VLSI实现过程中,传统结构的速度和面积不能有效满足H.264在高速高并行编码应用中的实时要求,通过采用部分CSD码无符号压缩移位加法树、参考电平连线、对量化系数和步长重新进行分组分段编码等方法,有效替代了H.264标量量化过程中出现的矩阵乘法、查表、除法等不利于硬件加速的算法,提出了一种非常适合流水加速的基于4×4块并行的VLSI结构,通过控制级联加法器级数就可以有效调节其速度性能,当级数为2时,其块处理速率可以达到121.6MHz,能够满足4096×2304@120Hz视频的实时处理要求。该结构在面积和功耗方面较传统结构也有较大的改进,采用SMIC 0.13μm工艺单元库,综合时钟频率设为100MHz时,等效门和功耗分别节省了38%和30%。 52-level scalar quantization technology plays an important role in H.264/AVC. A novel parallel VLSI architecture is proposed for its hardware implementation, in which the 4×4 matrix multiplications is replaced by 16 unsigned compressed shift-adder-trees using partial CSD code scheme, switching reference wirings substitutes for look-up operation, and division is also avoided effectively, and no ROM or RAM is adopted in the overall quantizer. It can fulfill all the quantization calculations for all H.264 hybrid transform in 4×4 block parallelism. Its block throughput can reach 121.6 MHz, which can meet the real-time requirement for 4096×2304 @ 120 Hz ( 119.43936 M/s) video compression. Compared with the conventional architecture, 38 % cost and 30% power are saved. Considering speed and cost. optimization, this architecture is very suitable for pipeline acceleration, and it is a useful IP for high resolution H .264 encoder VLSI realization.
出处 《北京大学学报(自然科学版)》 EI CAS CSCD 北大核心 2008年第4期522-526,共5页 Acta Scientiarum Naturalium Universitatis Pekinensis
关键词 H.264 VLSI结构 视频编码 H. 264 VLSI video coding
  • 相关文献

参考文献10

  • 1Joint Video Team. Draft ITU-T recommendation and final draft international standard of joint video specification. 2003, JVT-G050
  • 2Wiegand T, Sullivan G J, Bojtegaard G, et al. Overview of the H. 264/AVC Video Coding Standard. IEEE Trans on CSVT, 2003,13:560-576
  • 3Ahmed N, Natarajan T, Rao K R. Discrete Cosine Transform. IEEE Trans on Communications, 1974, 23:90-93
  • 4Mrak M, Sprljan N, Izquierdo E. An overview of basic techniques behind scalable video coding//46^th International Symposium Electronics in Marine, Zadar, 2004:597-602
  • 5Wang T C, Huang Y W, Fang H C, et al. Parallel 4 × 4 ZD transform and inverse transform architecture for MPEG-4 AVC/H.264// Proc IEEE ISCAS, Bankok, 2003, 2: 800- 803
  • 6Lin Heng-Yao, Chao Yi-Chih, Chen Che-Hong, et al. Combined 2-D transform and quantization architectures for H.264 video coders. Circuits and Systems // IEEE International Symposium on Circuits and Systems, Kobe, 2005,2 : 1802 - 1805
  • 7Kordasiewicz R C, Shirani S. ASIC and FPGA implementations of H.264 DCT and quantization blocks // IEEE International Conference on Image Processing, 2005, 3:Ⅲ-1020-3
  • 8Chen Kuan-Hung, Guo Jiun-ln, Wang Jinn-Shyan. A high- performance direct 2-D transform coding IP design for MPEG-4AVC/H.264. IEEE Transactions on Circuits and Systems for Video Technology, 2006, 16 (4) : 472-483
  • 9Liu L, Lin Q, Rong M, et al. A 2-D forward/inverse integer transform processor of H. 264 based on highlyparallel architecture // IEEE Int Workshop on System-on- Chip for Real-Time Applications, IWSOC' 04, Alberta, 2004:158-161
  • 10Samueli H. An improved search algorithm for the design muhiplierless FIR filter with powers-of-two coefficients. IEEE Trans Circuits and Systems, 1989,36:1044-1047

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部