期刊文献+

利用年龄编码的Bloom过滤算法降低Load-Store队列功耗 被引量:1

An Age Encoding Based Bloom Filter Algorithm for Load-Store Queue Energy Reduction
下载PDF
导出
摘要 考虑Load-Store顺序违例和多线程及多处理器中的Load-Load顺序违例,对基于计数器的Bloom过滤算法进行改进,采用指令年龄编码消除过滤算法引起的错误判定,在不对流水线时序和性能产生影响的情况下,将过滤比率提高了5%以上。 The load-store order violations and load-load order violations are considered in muhithreaded or muhiprocessor systems, and the counter-based bloom filter algorithm is improved by eliminating false positives through age encoding. The filtering ratio is improved by over 5 % with no impacts on pipeline timing or performance.
出处 《北京大学学报(自然科学版)》 EI CAS CSCD 北大核心 2008年第4期559-565,共7页 Acta Scientiarum Naturalium Universitatis Pekinensis
基金 国家高技术研究发展计划专项经费(2004AA1Z1010)资助
关键词 Load-Store队列 消除存储序列违例 CACHE一致性 弱排序 同时多线程 Load-Store queue memory disambiguation Cache coherent weak ordering SMT
  • 相关文献

参考文献9

  • 1Sha T, Martin M, Roth A. Scalable store-load forwarding via store queue index prediction//Proc 38^th International Symposium on Microarchitecture. Washington DC: IEEE Computer Society, 2005:159-170
  • 2Castro F, Pinuel L, Chaver D, et al. DMDC: Delayed memory dependence checking through age-based filtering // Proc 33^rd International Symposium on Computer Architecture. Washington DC: IEEE Computer Society, 2006:135-146
  • 3Baugh L, Zilles C. Decomposing the load-store queue by function for power reduction and scalability. IBM Journal of Research & Development, 2006, 50(2/3): 287-297
  • 4Park I, Ooi C L, Vijaykumar T N. reducing design complexity of the load/store queue // Proc 30^th International Symposium on Computer Architecture. Washington DC: IEEE Computer Society, 2003 : 411-422
  • 5Sethumadhavan S, Desikan R, Burger D, et al. Scalable hardware memory disambiguation for high-ilp processors // Proc 36^th International Symposium on Microarchitecture. Washington DC : IEEE Computer Society, 2003:399-410
  • 6Sharkey J. M-Sim: A flexible, multi-threaded simulation environment. Technical report CS-TR-05-DP1, Binghamton : Department of CS, SUNY Binghamton ,2005
  • 7Burger D, Austin T. The simpleScalar tool set: Version 2.0. Technical report. Madison :Department of CS, University of Wisconsin-Madison, 1997
  • 8Sherwood T, Perelman E, Hamerly G, et al. Automatically characterizing large scale program behavior // Proc 10^th International Conference on Architectural Support for Programming Languages and Operating Systems. New York: ACM Press, 2002:45-57
  • 9Brooks D, Tiwari V, Martonosi M. Wattch: A framework for architectural-level power analysis and optimizations // Proc 27^th International Symposium on Computer Architecture. New York: ACM Press, 2000:83-94

同被引文献2

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部