期刊文献+

一种用于高压芯片的带隙基准源设计 被引量:1

A Bandgap Reference Circuit Design for High Power Supply IC
下载PDF
导出
摘要 基于TSMC1.0μm 40V BCD工艺,利用带隙原理设计了一款用于高压芯片的基准源电路。仿真结果显示,该电路可以工作在10-25V电源电压下,输出的基准电压精度为13.3×10^-6/℃,输出电流高达20mA,且受电源电压影响很小。与传统高电源电压基准相比,该电路提高了输出电压的精度和稳定性,具有较大的电流驱动能力,完全可以作为芯片内部电源使用。 Based on the TSMC 1.0 μm 40 V BCD process and the bandgap principle a reference circuit used in high voltage chip is designed. The simulation results show that a temperature coefficient of 13. 3 × 10^-6/℃ and output current up to 20 mA is achieved in the range of 10-25 V supply,and the output voltage is insensitive to the power supply. Compared with conventional reference circuit with high voltage power supply, the proposed circuit not only improves the precision and stability, but also has high current driving ability. Thus it can be used as internal voltage supply.
出处 《电子器件》 CAS 2008年第4期1194-1196,1200,共4页 Chinese Journal of Electron Devices
关键词 电压基准 电源管理 BCD 电流驱动 电源抑制 Voltage reference Power Management BCD Current driving Power supply rejection
  • 相关文献

参考文献7

  • 1Robert Widlar. New Development in IC Voltage Regulators [J]. IEEE J. Solid-State Circuits, 1971(6) :222-226.
  • 2KUJIK K E. A Precision Reference Voltage Source [J]. IEEE J. of Solid-State Circuits, 1973,8(3): 222-226.
  • 3方邵华,何杞鑫,姚云龙.一种适用于高压集成电路的新型LDMOS器件[J].微电子学,2003,33(2):105-108. 被引量:4
  • 4Razavi.B.著.陈贵灿等译.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2005:310-327.
  • 5Brokaw A P. A Simple three Terminal IC Bandgap Reference [J]. IEEE J. Solid-State Circuits, 1974, 9 (6) : 388-393.
  • 6Baker R Jacob,LiHarry W,Boyce David E著,陈中建等译.CMOS电路设计·布局与仿真[M].北京:机械工业出版社,2006:353-370.
  • 7张家川,刘伯安.新型低电压能隙基准电压源[J].半导体技术,2006,31(8):591-593. 被引量:2

二级参考文献9

  • 1任文亮,李强,杨莲兴.一种工作在亚阈值区的低功耗基准电压电路[J].复旦学报(自然科学版),2005,44(1):188-191. 被引量:3
  • 2Ludikhuize A W. A Review of RESURF Technology[A] .The 12th Int Symp Power Semiconductor Devices and IC's [C]. 2000. 11-18.
  • 3De Souza M M, Narayanan E M S. Double resurf technology for HVICs [J]. Electronics Letters. 1996;32(12) : 1092-1093.
  • 4Parpia Z, Ander C, Salama T. Optimization of RESURF LDMOS transistors: an analytical approach [J]. IEEE Trans Electron Device, 1990, 37(5) : 789-795.
  • 5Appels J A,Vaes H M J. High voltage thin layer device (Resurf devices) [A]. IEDM Tech Dig [C].1979. 238-241.
  • 6BANDA H, SHIGA H, UMEZAWA A,et al. A CMOS bandgap reference circuit with sub 1V operation[J].IEEE J of Solid-State Circuits, 1999, 34 (5):670 - 674.
  • 7LASANEN K, KORKALA V, RUOSTSALAINEN R, et al. Design of a 1-V low power CMOS bandgap reference based on resistive subdivision[C]. IEEE Trans on Circuits and Systems-Ⅰ, 2005, 52(12):2584- 2594.
  • 8GIUSTOLISI G, PALUMBO G, CRISCIONE M, et al. A Low-voltage low-power voltage reference based on subthreshold MOSFETs[J]. IEEE J of Solid-State Circuits, 2003,38(1): 151 - 154.
  • 9陈贵灿 程军 张瑞智译.模拟CMOS集成电路设计[M].西安交通大学出版社,2003.113-120.

共引文献6

同被引文献3

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部