期刊文献+

CoolMOS导通电阻分析及与VDMOS的比较 被引量:3

Theoretical Analysis of CoolMOS On-Resistance and Compared with Ron of VDMOS
下载PDF
导出
摘要 为了克服传统功率MOS导通电阻与击穿电压之间的矛盾,提出了一种新的理想器件结构,称为超级结器件或CoolMOS,CoolMOS由一系列的P型和N型半导体薄层交替排列组成。在截止态时,由于p型和n型层中的耗尽区电场产生相互补偿效应,使p型和n型层的掺杂浓度可以做的很高而不会引起器件击穿电压的下降。导通时,这种高浓度的掺杂使器件的导通电阻明显降低。由于CoolMOS的这种独特器件结构,使它的电性能优于传统功率MOS。本文对CoolMOS导通电阻与击穿电压关系的理论计算表明,对CoolMOS横向器件:Ron.A=C.V2B,对纵向器件:Ron.A=C.VB,与纵向DMOS导通电阻与击穿电压之间Ron.A=C.V2B.5的关系相比,CoolMOS的导通电阻降低了约两个数量级。 To overcome the trade-off relationship between the on-resistance and breakdown-voltage of conventional MOS power devices, a new device concept called as "superjunction" or "CoolMOS" has been proposed. CoolMOS is made of alternately stacked p-and n-type, thin semiconductor layers. In the off-state, the fields induced by the depletion charge of both region types compensate each other to allow the doping in the n-region and p-region to be very high without causing a reduction of the breakdown-voltage. In the on-state, the heavy doping ensures the onresistance is low enough. Due to the novel structure of the CoolMOS, the device demonstrates significant superiority property over the conventional power MOSFET in static state, dynamic state, and forward including reverse biased safe operating area. A systematic theoretical analysis and calculation for the property of CoolMOS has been made and compared with that of VDMOS, The result indicates that the on-resistance and breakdown-voltage relationship of CoolMOS for lateral structure is:Ron · A = C · VB^2, for vertical structure is :Ron · A = C · VB, which will be reduced to more than 2-power when compared with Ron·A = C · VB^2.5, the on-resistance and breakdown-voltage relationship of VDMOS.
出处 《电子器件》 CAS 2008年第4期1219-1222,共4页 Chinese Journal of Electron Devices
基金 江西省教育厅基金资助(GJJ08380)
关键词 COOLMOS 超级结器件 导通电阻 击穿电压 VDMOS CoolMOS superjunction devices on-resistance breakdown-voltage VDMOS
  • 相关文献

参考文献9

  • 1Yuan S C. IGBT Spice-An Experimentally Verified Model with Parameters Extraction by Device Nondestructive Measurements[J]. 1EEE Circuits & Devices,NOV-DEC 2005,21(6):21-27.
  • 2袁寿财,朱长纯.Non-Destructive Parameters Extraction for a Novel IGBT SPICE Model and Verified with Measurements[J].Journal of Semiconductors,2003,24(7):702-706. 被引量:4
  • 3von Borany J ,Friedrich M,Riib M, Deboy G,Butschke J and Letzkus F. Application of Ultra-High Energy Boron Implantation for Superjunction Power (CoolMOS^TM) Devices, Nuclear Instruments and Methods in Physics Research Section B: Beam Interactions with Materials and Atoms,August 2005,237(1-2) :62-67.
  • 4Zhang Junhong, Lai Jih-Sheng. A Synchronous Rectification Featured Soft-Switching Inverter Using CoolMOS, Applied Power Electronics Conference and Exposition, 2006. APEC '6. Twenty-First Annual IEEE, 19-23 March 2006: 6.
  • 5Zarebski J, Goreeki K. Modelling CoolMOS transistors in SPICE, Circuits, Devices and Systems, IEE Proceedings,Feb. 2006,153(1):46-52.
  • 6Lefebvre S, Khatir Z, Saint-Eve F. Experimental Behavior of Single-Chip IGBT and CoolMOS Devices under Repetitive Short-Circuit Conditions [J ]. IEEE Transactions on Electron Devices,Feb. 2005,52(2) :276-283.
  • 7Chen Xing-Bi. Sin Johnny K O. Optimization of the Specific On- Resistance of the CoolMOS [J ]. IEEE Transaction Devices, February 2001,48(2): 344-348.
  • 8Yuan S C. Non_Destructive Parameters Extraction for IGBT SPICE Model and Compared with Measurements[J]. Solid- State Electronics,Jan. 2005,49(1): 123-129.
  • 9Sheng K, Udrea F, Amaratunga G A J and Palmer P R. Unconvemional Behaviour of the CoolMOS Device[D]. Department of Engineering, Cambridge University, Cambrige,CB2 1PZ,U. K.

二级参考文献8

  • 1Azzopardi S,Trivedi M, Zardini C, et al. Non-destructive extraction of technological parameters for numerical simulation of conventional planar punch-through IGBT. Solid-State Electron, 2000,44 : 1899.
  • 2Kuo D S, Hu C. Optimization of epitaxial layers for power bipolar-MOS transistor. IEEE Electron Device Lett, 1986,EDL-7(9) :510.
  • 3Arora N D,Hauser J R,Roulston D J. Electron and hole mobility in silicon as a function of temperature and concentration. IEEE Trans Electron Devices,1982,29(2):292.
  • 4Star-Hspice Manual,Meta Software Inc,June 1999.
  • 5Baliga B J. Power semiconductor devices. PWS Publishing Company, Boston, USA, 1996.
  • 6Remashan K, Wong N A, Chart K, et al. Modeling inversion layer carrier mobilities in all regions of MOSFET operation.Solid-State Electron, 2002,46 : 153.
  • 7Hefner A R Jr,Blackburn D L. An analytical model for the steady-state and transient characteristics of the power insulated-gate bipolar transistor. Solid-State Electron, 1988, 31:1513.
  • 8Hefner A R Jr,Diebolt D M. An experimenttally verified IGBT model implemented in the saber circuit simulator. IEEE Trans Power Electron,1994,9(5):532.

共引文献3

同被引文献9

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部