期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

低功耗的巴特沃思复数滤波器设计

Design of a Low-Power Butterworth Polyphase Filter
下载PDF
导出
摘要 总结了复数域内的信号处理原理,并介绍了应用于GPS射频前端的低功耗巴特沃思复数滤波器设计实现。该滤波器工作电压为1.5V,功耗小于1mW。性能指标为:中心频率4MHz,3dB带宽为3MHz,偏离中心频率1MHz以内的通带纹波小于0.5dB,镜像频率处的抑制比为70dB以上。最后在0.18μm工艺下实现版图面积为0.5×0.48mm2。 This paper summarizes the principle of signal processing in complex domain and introduces the implementation of a low-power Butterworth polyphase filter application to GPS radio front-end. The working voltage of this filter is 1.5 V and its power consumption is lower than 1 mW. Its character is described that center frequency is 4 MHz, the 3 dB bandwidth is 3 MHz , the ripple at a 1-MHz offset from center frequency 1 MHz is less than 0.5 dB,the rejection at image frequency is more than 70 dB. Finally its layout area for 0. 18 μm technics is 0. 5×0.48 mm^2.
作者 郭增良 马成炎 袁国顺
机构地区 中科院微电子研究所 杭州中科微电子有限公司
出处 《电子器件》 CAS 2008年第4期1276-1279,共4页 Chinese Journal of Electron Devices
关键词 低电压低功耗 镜像抑制 复数滤波器 巴特沃思 low voltage low power image rejection polyphase filter Butterworth
分类号 TN718 [电子电信—电路与系统]
  • 相关文献

参考文献9

  • 1Farbod Behbahani, Hamid Firouzkouhi, Ramesh Chokkalingam, Siamak Delshadpour Alireza Kheirkhahi, Mohammad Nariman, Matteo Conta, Saket Bhatia. A Fully Integrated Low-if CMOS GPS Radio With On-Chip Analog Image Rejection[J]. IEEE Journal of Solid-State Circuits,DEC 2002,37(12): 1721-1727.
  • 2Kenneth W, Marktin. Complex Signal Processing is Not Complex[J]. IEEE Transactions on Circuits and Systems, SEP, 2004,51 (9): 1823-1836.
  • 3强铨一,唐守龙,罗岚.RC多相滤波器对镜像抑制性能影响分析[J].电路与系统学报,2005,10(1):127-130. 被引量：3
  • 4Reinhold Ludwig Pavel Bretchko,王子宇等译.射频电路设计-理论与应用[M].电子工业出版社,2003,5:134-176.
  • 5Ahmed Emira and Edgar Sanchez-Sinencio. A Low-Power CMOS Complex Filter for Bluetooth with Frequency Tuning Circuits and Systems[C]//2003. ISCAS '03. Proceedings of the 2003 International Symposium page(s) : Volume 1Ⅰ-489-Ⅰ-492.
  • 6Paul R.Gray Paul J.Hurst Stephen H.Lewis Robert G.Meyer,张晓林等译.模拟集成电路的分析与设计[M].第四版(翻译版)高教出版社,2005,6:752-798.
  • 7Farbod Behbahani, Yoji Kishigami, John Leete, Asad A. Abidi. CMOS Mixers and Polyphase Filters for Large Image Rejection[J]. IEEE Journal of Solid-State Circuits, JUNE 2001,36 (6):873-887.
  • 8Jirayuth Mahattanakul, The Effect of I/Q Imbalance and Complex Filter Component Mismatch in Low-if Receivers [J]. IEEE Transactions on Circuits and Systems-Ⅰ: Rrgular Papers, February 2006,53 (2) : 247-253.
  • 9Pietro Andreani, Sven Mattisson. On the Use of Nauta's Transconductor in Low-Frequency CMOS gm-C Bandpass Filters IEEE JOURNAL of Solid-State Circuits, FEB, 2002,37 (2):114-124.

二级参考文献13

  • 1Hooijmans Pieter W. RF Front End Application and Technology Trends [A]. DAC 2003 [C]. Anaheim, California, USA. 2003-06.
  • 2Gray P R, Meyer R G. Future directions in silicon IC's for RF personal communications [A]. Pro. IEEE Custom Integrated Circuits Conf. [C]. Santa Clara, CA, 1995. 83-90.
  • 3Behbahani Farbod, Leete John C, et al. A 2.4-GHz Low-IF Receiver for Wideband WLAN in 0.6-m CMOS-Architecture and Front-End [J]. IEEE Journal of Solid-state Circuits, 2000-12, 35(12).
  • 4Galal Sherif H, Tawfik Mohamed S, Ragaie Hani F. RC Sequence Asymmetric Polyphase Networks for RF Integrated Transceivers [J]. IEEE transaction circuits and systems-II: Analog digital signal processing, 2000-01, 47(1).
  • 5Behbahani Farbod, Kishigami Yoji, et al. CMOS Mixers and Polyphase Filters for Large Image Rejection [J]. IEEE Journal of Solid-state Circuits, 2001-06, 36(6).
  • 6Galal Sherif H, Ragaie Hani F, Tawfik Mohamed S. RC Sequence Asymmetric Polyphase Networks for RF Integrated Transceivers [J]. IEEE Transaction circuits and Systems-II:Analog and Digital Signal Processing, 2000-01, 47(1).
  • 7Hastings Alan. The Art of Analog Layout [M]. Prentice Hall, 2000.
  • 8Beffa F, Vogt R, et al. A 6.5-mW Receiver Front-End for Bluetooth in 0.18um CMOS [J]. IEEE MIT-S Digest, 2002.
  • 9Guo Chunbing, Lo Chi-Wa, et al. A Fully Integrated 900-MHz CMOS Wireless Receiver With On-Chip RF and IF Filters and 79-dB Image Rejection [J]. IEEE Journal of Solid-State Circuits, 2002-08, 37(8).
  • 10Tang Chih-Chun, Wu Chia-Hsin, et al. CMOS 2.4-GHz Receiver Front End with Area-Efficient Inductors and Digitally Calibrated 90o Delay Network [J]. IEEE ISCAS, 2002, 3(3):77-80.

共引文献2

电子器件
2008年 第4期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部