期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一种新型高阶两通道时间交织ΣΔ调制器系统结构 被引量：1

A Novel Architecture of High-Order Two-Channel Time-Interleaved ΣΔ Modulator
下载PDF
导出
摘要 为了减小两通道时间交织ΣΔ调制器中通道之间系数失配引起的折叠噪声,提出了一种新型的高阶两通道时间交织ΣΔ调制器的系统结构.通过在传统噪声传递函数(NTF)中增加一个奈奎斯特频率处的零点,得到了一种新的NTF.新增的零点减小了NTF在高频处的幅值,从而能够减小两通道时间交织调制器结构中由于系数失配引起的折叠噪声.以实现新NTF的单通道单环4阶3位前馈分布型ΣΔ调制器结构为原型,利用多抽样率系统和块数字滤波器基本原理,得到其对应的两通道时间交织系统结构.在两个通道的系数存在1%的失配条件下,调制器的信号噪声失真比只降低了3.1 dB,这表明系数失配对该调制器的性能影响很小. To alleviate the folded noise due to coefficient mismatches between the two channels in two channel time-interleaved （TI） ∑△ modulators, a novel architecture of high-order two-channel time-interleaved ∑△ modulator is proposed. By adding a zero to the Nyquist frequency in the conventional noise transfer function （NTF）, a new type of NTF is obtained. The amount of the folded noise can be reduced because the amplitude of the new NTF at high frequencies is reduced by the added zero. A single-channel single-loop fourth-order 3-bit distributed feedforward ∑△ modulator is proposed to implement the new NTF. The architecture of the two-ehannel TI ∑△ modulator is derived from the single-channel modulator based on the theory of multirate system and block digital filter. The degradation of the signal-to-noise-plus-distortion ratio of the proposed modulator is only 3.1 dP, with 1% coefficient mismatches, which shows that the proposed architecture is insensitive to coefficient mismatches.
作者 杨骁 陈贵灿 程军 徐晓云
机构地区 西安交通大学电子与信息工程学院
出处 《西安交通大学学报》 EI CAS CSCD 北大核心 2008年第8期996-1000,共5页 Journal of Xi'an Jiaotong University
基金 西安应用材料创新基金资助项目(XA-AM-200506)
关键词 ∑△调制器 时间交织 折叠噪声 块数字滤波器 ∑△ modulator time-interleaved folded noise block digital filter
分类号 TN432 [电子电信—微电子学与固体电子学]
  • 相关文献

参考文献10

  • 1BALMELLI P, HUANG Q. A 25 MS/s 14-b 200- mW sigma delta modulator in 0. 18 μm CMOS [J]. IEEE J Solid-State Circuits, 2004, 39(12) :2161-2169.
  • 2GUPTA S, CHOI M, INERFIELD M, WANG J B. A 1GS/s llb time-interleaved ADC in 0. 13μm CMOS [J]. IEEEJ Solid-State Circuits, 2006, 41(12):2650- 2657.
  • 3KHOINI-POORFARD R, LIM L B, JOHNS D A. Time-interleaved oversampling A/D converters: theory and practice [J]. IEEE Trans Circuits and Systems: Ⅱ, 1997, 44(8): 634-645.
  • 4KOZAK M, KALE I. Novel topologies for time-interleaved delta-sigma modulators [J]. IEEE Trans Circuits and Systems:Ⅱ, 2000, 47(7): 639-654.
  • 5LEE Z M, WANG C Y, WU J T. A CMOS 15-bit 125 -MS/s time-interleaved ADC with digital back-ground calibration[J]. IEEE J Solid-State Circuits, 2007, 42(10):2149-2160.
  • 6KUROSAWA N, KOBAYASHI H, MARUYAMA K et al. Explicit analysis of channel mismatch effects in time-interleaved ADC systems[J]. IEEE Trans Circuits and Systems:Ⅰ, 2001, 48(3): 261-271.
  • 7KHOINI-POORFARD R, JOHNS D A. Mismatch effects in time-interleaved oversampling converters [C]// IEEE Int Syrup Circuits Syst. Piscataway, NJ, USA: IEEE, 1994. 5429-5432.
  • 8FERRAGINA V, FORNASARI A, GATTI U, et al. Gain and offset mismatch calibration in time-interleaved multipath A/D sigma-delta modulators [J]. IEEE Trans Circuits and Systems: Ⅰ, 2004, 51 (12) : 2365-2373.
  • 9KYE-SHIN L, MALOBERTI F. Time-interleaved sigma-delta modulator using output prediction scheme[J]. IEEE Trans Circuits and Systems: Ⅱ, 2004, 51 (10): 537-541.
  • 10VAIDYANATHAN P P. Multirate digital filters, filter banks, polyphase and applications: a tutorial [J]. IEEE Trans Signal Processing, 1990, 78 (1) : 3591- 3596.

同被引文献16

  • 1Lin T H, Ti C L, Liu Y H. Dynamic current-matching charge pump and gated-offset linearization technique for delta-sigma fractional-N PLLs [ J ]. IEEE Transactions on Circuits and Systems I : Regular Papers, 2009, 56 (5) : 877- 885.
  • 2Khalil W, Hedayati H, Bakkaloglu B, et al. Analysis and modeling of noise folding and spurious emission in wideband fractional -N synthesizers [ C ]//IEEE Radio Frequency Integrated Circuits Symposium. Atlanta : MTT, 2008 : 291-294.
  • 3Rhee W, Song B, Ali A. A 1. 1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order ΔΣ modulator[ J]. IEEE Journal of Solid-State Circuits, 2000, 35 (10) :1453-1460.
  • 4Aroha H, Klemmer N. Phase-noise driven system design of fractional-N frequency synthesizers and validation with measured resuhs[ C ]// IEEE Computer Society Annual Symposium on VLSI, Porto Alegre: CS, 2007 : 133-138.
  • 5Stelbout T. Delta-sigma modulation in radio transmitter architectures[C]// Emerging Technologies Symposium -Wireless Communications and Systems, Richardson: COM, 1999:6. 1-6.4.
  • 6Jiang R X, Fiez T. A 14-bit deha-sigma ADC with 8 x OSR and 4-MHz conversion bandwidth in a 0. 18 um CMOS process[J]. IEEE Journal of Solid-State Circuits, 2004, 39( 1 ): 63-75.
  • 7Rofougaran A, Rael J, Rofougaran M, et al. A 900 MHz CMOS LC-osciUator with quadrature outputs[ C ]//IEEE International Solid-State Circuits Conference, San Francisco: SSC, 1996:392-393.
  • 8Andreani P. A low-phase-noise low-phase-error 1.8GHz quadrature CMOS VCO [ C ]//IEEE International Solid-State Circuits Conference, San Francisco : SSC, 2002 ( 2 ) : 228-229.
  • 9Shinmyo A, Hashimoto M, Onodera H. Design and optimization of CMOS current mode logic dividers[ C ]//IEEE Asia-Pacific Conference on Advanced System Integrated Circuits. Fukuoka:SSC, 2004:434-435.
  • 10Vaucher C, Fereneic I, Locher M, et al. A family of low-power truly modular programmable dividers in standard 0.35-um CMOS technology [ J ]. IEEE Journal of Solid-State Circuits, 2000, 35 (7) : 1039-1045.

引证文献1

二级引证文献3

西安交通大学学报
2008年 第8期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部