期刊文献+

基于IEEE-754标准和现场可编程门阵列技术的混沌产生器设计与实现 被引量:31

Design and implementation of chaotic generators based on IEEE-754 standard and field programmable gate array technology
原文传递
导出
摘要 提出了基于IEEE-754标准的现场可编程门阵列(FPGA)通用混沌与超混沌信号产生器设计与硬件实现的一种新方法.首先,根据Euler算法,对连续混沌系统作离散化处理,便于FPGA等一类数字信号处理器件的实现.其次,基于IEEE-754标准和模块化设计理念,用硬件描述语言构建出浮点数的乘法运算、加法运算、符号函数运算、正负绝对值运算、初始值与迭代值选择等5个基本模块,并以此为基础,进一步在FPGA平台上产生包括网格状多涡卷蔡氏系统在内的多种不同类型的混沌与超混沌信号.最后,通过对语音芯片的配置,利用其立体声左右通道输出两路混沌信号,可在示波器上显示多种混沌与超混沌吸引子的相图.该方案的主要特点是通用性强.对IEEE-754标准的浮点数算法以及在FPGA平台上产生混沌与超混沌信号的原理进行了分析,给出了算法流程图、技术开发过程以及硬件设计与实现结果. A new approach for the design and hardware implementation of field programmable gate array(FPGA) general chaotic and hyperchaotic signal generators based on IEEE-754 standard is proposed.Firstly,using Euler algorithm and appropriate discrete processing,the continuous chaotic systems can be converted to discrete chaotic systems,which is appropriate for realization by digital signal processor.Secondly,according to IEEE-754 standard and module-based design idea,five basic floating-point operational modules,namely the multiplication operation module,addition operation module,symbolic function operation module,positive and negative absolute operation module,and initial and iteration value selection module,are constructed by using Verilog-HDL.Based on this method,different types of chaotic and hyperchaotic signals via FPGA are generated.Finally,using configurable voice device,chaotic signals are output through the stereo left and right channels and attractors can be observed by the oscillograph.The characteristic of this method is its universality.Furthermore,the floating-point algorithm and working principle are analyzed.The algorithm flow chart,technical development process,hardware design and realization result are given.
出处 《物理学报》 SCIE EI CAS CSCD 北大核心 2008年第8期4738-4747,共10页 Acta Physica Sinica
基金 国家自然科学基金(批准号:60572073) 广东省自然科学基金(批准号:5001818)资助的课题~~
关键词 网格状多涡卷混沌系统 IEEE-754标准 现场可编程门阵列 浮点数算法 grid multi-scroll chaotic systems,IEEE-754 standard,field programmable gate array,floating-point algorithm
  • 相关文献

参考文献13

  • 1Lorenz E N 1963 J. Atrnos. Sci. 20 130
  • 2Chua L O, Komuro M, Matsumoto T 1986 IEEE Trans. Circuits Syst. Ⅰ 33 1072
  • 3Elwakil A S, Kennedy M P 2001 IEEE Trans. Circuits Syst. Ⅰ 48 289
  • 4Elwakil A S, Ozoguz S, Kennedy M P 2002 IEEE Trans. Circuits Syst. Ⅰ 49 527
  • 5Ozoguz S, Elwakil A S, Kennedy M P 2002 Int. J. Bifur. Chaos 12 1627
  • 6Chen A M, Lu J A, Lu J H, Yu S M 2006 Physica A 364 103
  • 7Suykens J A K, Vandewalle J 1993 IEEE Trans. Circuits Syst. I 40 861
  • 8Yalcin M E, Suykens J A K, Vandewalle J 2000 IEEE Trans. Circuits Syst. I 47 425
  • 9Yalcin M E, Suykens J A K, Vandewalle J 2002 Int. J. Bifur. Chaos 12 23
  • 10Tang K S, Zhong G Q, Chen G R 2001 IEEE Trans. Circuits Syst.Ⅰ 48 1369

同被引文献226

引证文献31

二级引证文献132

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部