期刊文献+

低功耗动态可配置Cache设计 被引量:2

Design of Low Power Dynamically Configurable Cache
下载PDF
导出
摘要 在现代的微处理器设计中,Cache(高速缓冲存储器)在决定整个微处理器的性能方面起着关键性的作用。同时,作为微处理器的关键部件,它消耗的功耗是微处理器的主要功耗之一。尤其是在嵌入式领域,研究表明Cache所消耗的能量可以占到整个微处理器的50%。因此,降低Cache的功耗可以有效地降低处理器的整体功耗。以"龙腾R2"微处理器为研究对象,以低功耗为出发点,介绍了一种动态可配置Cache的设计方法。实验表明,该低功耗可配置Cache有效的地降低了微处理器的整体功耗,且提高了性能。 On designing modern microprocessor, Cache plays a key role in determining the performance of an entire microprocessor. Meanwhile, as a critical component of a microprocessor, Caches power dissipation is one of the largest dissipation of a microprocessor. Especially in the embedded field, some researches show that Cache's power dissipation accounts for 50% of the total dissipation of a microprocessor. Therefore, the total dissipation can be largely lowered by reducing Cache's dissipation. Studying the " longtium R2" Microprocessor, this paper introduces a novel way of designing dynamically configurable Cache, which can reduce power dissipation. Experiments illustrate that dynamically eonfigurable CACHE effectively reduces the total dissipation of the whole microprocessor and improves the performance.
出处 《计算机测量与控制》 CSCD 2008年第7期1017-1020,共4页 Computer Measurement &Control
基金 国家自然科学基金资助项目(60573107)
关键词 低功耗 CACHE 可配置 组相联 “龙腾R2”微处理器 low power Cache eonfigurable set assoeiatlvity " longtium R2" microprocessor
  • 相关文献

参考文献7

  • 1Zhang C j , Vahid F , Najjar W , A Highly Configurable Cache Architecture for Embedded Systems [C]. 2003: 2-3.
  • 2Agarwal A, Li H , Roy K, Drg-Cache: A Data Retention Gated -Ground Cache for Low Power [A]. Design Automation Conf [C]. 2002, 3.
  • 3Rama Sangireddy, Huesung Kim, Arun K. Somani, Low-Power High-Performance Reconfigurable Computing Cache Architectures [C]. 2004: 6,
  • 4Zhang C J, Vahid F, Lysecky R , A Self-Tuning Cache Architecture for Embedded Systems [C]. 2004: 3-4.
  • 5Ranganathan P, Adve S, Jouppi NP. Reconfigurable caches and their application to media processing [A]. Computer Architeeture, Proceedings of the 27th International Symposium [C]. 2000: 214- 224.
  • 6Zhang C J, An Efficient Direct Mapped Instruction Cache for Application-Specific Embedded Systems [C]. 2005.
  • 7Gilles Pokam, Framcois Bodin, Energy-efficiency potential of a phase-based cache resizing scheme for embedded systems [C]. 2004.

同被引文献15

  • 1张宇弘,王界兵,严晓浪,汪乐宇.标志预访问和组选择历史相结合的低功耗指令cache[J].电子学报,2004,32(8):1286-1289. 被引量:6
  • 2Hsu C H. Compiler-directed dynamic voltage and frequency scaling for CPU power and energy reduction[D]. PhD Dissertation, 2003.
  • 3Yao F, Demers A, Shenker S. A scheduling model for reduced CPU energy[A]. Proc. of IEEE Annu. Foundations Comput. Sci.[C]. 1995, 374-382.
  • 4Quan G, Hu X. Energy efficient fixed-priority scheduling for realtime systems on variable voltage processors[A]. Proc. of Design Automation Conf. [C]. 2001, 828-833.
  • 5Dick R P, Rhodes D L, Wolf W. TGFF: Task Graphs for Free[Z]. International Workshop on Hardware/Software Codesign, 1998,97 -101.
  • 6J L Hennessy, DA Patterson. Computer Architecture: A Quanti- tative Approach[ M]. 4^thed. Beijing: Publishing House of Elec- tronics Industry, 2007.198 - 214.
  • 7David H. Albonesi. Selective cache way: on - demand cache re- source allocation[ A ]. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture [ C ]. Haifa: IEEE Computer Society, 1999. 248 - 259.
  • 8Alexander V. Veidenbaum, Weiyu Tang, et al. Adapfingcache line size to application behavior[ A ]. Proceedings of the 13th international conference on Supercomputing [ C ]. Rhodes: ACM, 1999.145 - 154.
  • 9Chuanjun Zhang, Vahid,F, et al.A self-tuning cache architec- ture for embedded systems[ J]. ACM Transactions on Embed- ded Computing Systems,2004,3(2):407- 425.
  • 10Austin T, Larson E, et al. Simplescalar: an infrastructure system modeling[ J]. IEEE Computer,2002,35(2):59 - 67.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部