期刊文献+

ESD应力下的扩散电阻及模型击穿特性

Punch-through Characteristics of Diffused Resistor and Its Model Under ESD Stress
下载PDF
导出
摘要 随着集成电路的尺寸越来越小,其对静电放电(ESD)也变得越来越敏感,而电阻在ESD保护电路中可以起到隔离和分压的作用。对ESD应力下扩散电阻的四个区域:线性区、饱和区、雪崩倍增和负微分电阻区、二次击穿区的模型进行了分析。通过TLP实验对大电流作用下的电阻特性进行验证研究,试验分析了扩散电阻的ESD保护特性;着重讨论了二次击穿区,即热击穿区,的电阻特性,得出电阻的热击穿最先发生在阳极n+-n结,继续加大电压会使阳极-阴极间完全热烧毁的结论。 Diffused resistor model under ESD stress in linear, saturation, multiplication and snapback, and secondary breakdown regions was analyzed. Resistor characteristics under large current were studied through TLP experiment. ESD protection characteristics of the diffused resistor were discussed, with emphasis on resistor characteristics of secondary breakdown region or thermal breakdown region. It was concluded that thermal breakdown would occur at n^+-n junction, which could be burnout by increasing supply voltage.
出处 《微电子学》 CAS CSCD 北大核心 2008年第4期469-472,共4页 Microelectronics
基金 电子元器件可靠性物理及其应用技术国家级重点实验室基金资助项目(5130804108)
关键词 ESD应力 扩散电阻 TLP测试 二次击穿 ESD stress Diffused resistor TLP test Secondary breakdown
  • 相关文献

参考文献5

  • 1KRIEGER G, NILES P. Diffused resistors characteristics at high current density levels-analysis and applications [J]. IEEE Trans Elec Dev, 1989, 36 (2): 416-213.
  • 2罗宏伟,师谦.集成电路抗ESD设计中的TLP测试技术[J].电子产品可靠性与环境试验,2003,21(4):44-46. 被引量:13
  • 3艾罗拉N.用于VLSI模拟的小尺寸MOS器件模型[M].张兴,李映雪,译.北京:科学出版社,1993:30-31.
  • 4CHETAN, PATRIKAtL SPICE modets for some ESD structures[Z]. 3rd Internal Monthly Report, 1997: 105-116.
  • 5AMERASEKERA A, DUVVURY C. ESD in silicon integrated circuits [M]. USA: John Wiley & Sons, Ltd, 2002: 326-344.

二级参考文献5

  • 1Maloney T J, Khurana N. Transmission Line Pulsing Techniques for Circuit Modeling of ESD Phenomena[A]. 7 th EOS/ESD Symposium[C]. 1985. 49 - 54.
  • 2Voldman S, Gauthier R, Morrisseau K, et al . High- Current Characterization of Dual -Damascene Copper Interconnects in SiO2-and Low- k Interlevel Dielectrics for Advanced CMOS Semiconductor Technologies[A]. IEEE IRPS[C]. 1999. 144-153.
  • 3Chen T P, Chan R. Reproducibility of Transmission Line Measurement of Bipolar I- V Characteristics of MOSFET' S[J]. IEEE Trans. On Instrumentation and Measurement,1999,48(3): 721-723.
  • 4Meneghesso G, Santirosi S, Novarini E, et al. ESD robustness of smart -power protection structures evaluated by means of HBM and TLP tests[A]. IEEE IRiS[C]. 2000.270 - 275.
  • 5Lee J C, Hoque M A, Croft G D, et al. A Method for Determining a Transmission Line Pulse Shape That Produces Equivalent Results to Human Body Model Testing Methods[A]. EOS/ESD Symposium Proceedings[C]. 2000. 97-103.

共引文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部